










This thesis describes the development of a new integrated sensor measure-
ment system for attitude determination of sounding rockets. The sensor data
are to be processed using the attitude determination software developed by
Bekkeng (2007), in order to perform post flight data fusion and attitude de-
termination. Measurement principles, sensors, intrument design, calibration
and test results are reviewed.
The system comprises a data acquisition (DAQ) board collecting data
from two digital sun sensors, a 3-axis rate gyro module, a 3-axis external
magnetometercard and a 3-axis magnetometer integrated on the DAQ card.
The two digital sun sensors can be mounted on each side of the top deck
(under the ejected nose cone), and the rate gyro module can be mounted
inside the payload section of the rocket. The external magnetometer board
should be mounted on a deployable boom, in order to avoid disturbances
from the rocket due to currents in the rocket harness and the rocket skin.
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Chapter 1
Introduction
This thesis describes the development of a system to measure the 3-axis
attitude of a sounding rocket. The measurement data from the attitude
sensors will be transmitted to the ground telemetry station by the rocket
encoder. Since the attitude of the spacecraft is not controlled during the
flight the sensor data are fused in the SRADS post processing estimation
algorithms.
The SRADS (Sounding Rocket Attitude Determination System) attitude
determination algorithm was developed by Bekkeng (2007). Due to a new
sun sensor developed in this work, the original sun sensor model and the
corresponding mathematics in the Kalman filter estimator must be modified.
However, updating the attitude determination estimator is not part of this
work.
1.1 Background and Motivation
Every spacecraft needs to know its attitude (orientation in space) in addition
to the position. Attitude information is also needed in order to transform
scientific measurements in the reference frame of the spacecraft into a more
meaningful frame of reference, e.g. an Earth-fixed reference frame.
The motivation for this work was to make an improved measurement
system for attitude determination of the ICI-4 (Investigation of Cusp Ir-
regularities) rocket payload and future rocket launches by the University of
Oslo. Measurements made by this system are to be used with the updated
SRADS software estimation algorithms produced in the work of Bekkeng
(2007). ICI-4 wil carry several scientific experiments in the rocket payload,
e.g. a multi-Needle Langmuir Probe (m-NLP) and an Electric Field Instru-
ment developed at the University of Oslo. This sounding rocket is scheduled
1
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to launch from Spitsbergen in November/December 2013.
1.2 Goals of the present work
The goal of this thesis was to develop a new integrated measurement system
with improved sensors to replace the currently used measurement system
developed in the work by Bekkeng (2007). To achieve this, a new sun sensor
was developed, due to mechanical accuracy limitations of the old sun sensor
design. It was desirable to investigate if a solution based on a Position
Sensitive Detector (PSD) was feasible. Novel sensor technology should be
utilized in the new measurement system, including a high precision 3-axis
rate gyro configured for high angular rates.
Reducing the size, weight and power consumption was a secondary goal.
As the currently used system comprises separate sun sensor, magnetometer
and rate gyro instruments, reductions should be more than achievable.
Because of magnetometer problems on previous flights it was also a goal
to have a magnetometer on a deployable boom, away from the rockets dis-
turbances. While development of the external magnetometer was not part of
this thesis, communication with the data acquisition board was implemented.
1.3 Outline
Chapter 2 - Sensors for attitude determination
An introduction to different sensors used for attitude measurements, with a
particular focus on the sensor technologies actually used.
Chapter 3 - Sun sensor background and Theory
A general overview of measurement principles for the sun sensor. It also
includes a coverage of noise factors and analysis.
Chapter 4 - System Design
A description of the system requirements, choices made during development
and the actual design. The logic design and final PCB layouts are also
covered.
1.3. OUTLINE 3
Chapter 5 - Mechanical Design
A brief coverage of the mechanical designs for the system.
Chapter 6 - Performance analysis and calibration
An analysis of the systems performance and noise properties. Included is also
a calibration routine for the sun sensor and characterization of the analog
input stage.
Chapter 7 - Comparing the new vs old systems
A comparison is presented of the measurement system developed in this thesis
and the old system of sensors. Weight, cost, power consumption and ease of
manufacturing and calibration is taken into account.
Chapter 8 - Conclusion
A summary and critical review on the development process and the final
product of the thesis. Suggestions for further improvements in the future are
given as well.




To determine the attitude of the spacecraft it is necessary to fuse measure-
ments from several sensors. A general overview of different sensors suitable
for these measurements is given in this chapter.
Sensors used for attitude determination include both attitude sensors
and inertial sensors. Inertial sensors utilize an internal inertial mass, making
them non-dependent on external signals. Attitude sensors are dependant on
an external reference, e.g. a magnetic field or the position of the sun. (Wertz,
1978)
2.1 Gyroscope
The operation of a gyroscope is based on the fundamental principle of con-
servation of angular momentum: In any system of particles, the total angular
momentum of the system relative to any point fixed in space remains constant,
provided no external forces act on the system. (Fraden, 2004)
The classic gyroscope consists of a disc suspended inside two rings called
gimbals to give it three degrees of freedom. This allows it to detect rotation
in the spin axis of the disc. These units are very accurate, but they are large,
expensive and mechanically complex.
MEMS (Micro-Electro-Mechanical Systems) units, however, are mounted
rigidly (strapdown) to the object being measured. Usually the term rate
gyro is used, since these gyros measure angular rate (angular velocity) and
not an angle.
Strapdown gyros can be based on optical (ring laser or fiber optic gyro)
principles, but these are relatively large, heavy and expensive. Gyros based
5
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on MEMS technology are usually based on the Coriolis effect (Coriolis, 1835),
since it is difficult to create a rotating element using MEMS technology. A
MEMS rate gyro has a mass suspended in a frame vibrating in one axis,
illustrated in Figure 2.1, creating a velocity of the inertial mass. When
a rotation is applied the mass will experience a force that is orthogonal
to the velocity vector v and the angular velocity (rate) vector ω, given by
Equation (2.1).
v = w · r (2.1a)
F = 2mω × v (2.1b)
  BASIC LINEAR DESIGN 
 
3.22 
polysilicon and is tethered to a polysilicon frame so that it can resonate only along one 
direction. 
 
Figure 3.19 shows that when the resonating mass moves toward the outer edge of the 
rotation, it is accelerated to the right and exerts on the frame a reaction force to the left. 
When it moves toward the center of the rotation, it exerts a force to the right, as indicated 









Figure 3.20:  Schematic of the gyro’s mechanical structure. 
 
 
To measure the Coriolis acceleration, the frame containing the resonating mass is 
tethered to the substrate by springs at 90° relative to the resonating motion, as shown in 
Figure 3.20. This figure also shows the Coriolis sense fingers that are used to capacitively 
sense displacement of the frame in response to the force exerted by the mass, as described 
Figure 3.19, a demonstration of the Coriolis effect in response to a resonating silicon 
Figure 2.1: MEMS gyro principle. (Zumbahlen, 2007)
A practical advantage of a gyro is that it doesn’t have to be located in the
spacecraft geometrical center to make correct measurement . The angular
rate is the same even if the gyro is located near the edge of the spinning
spacecraft. However, this requires that the rate gyro design is insensitive
to translation or rotational (centripetal) acceleration. A vehicle with high
rotational dynamics, such as a souning rocket, requires rate gyro capable of
measuring high angular rates. Rate gyros for high rate applications, above
400◦, is treated as military equipment and have export restrictions.
2.1.1 Sensonor STIM210
For this thesis the STIM210 gyro has been chosen (further discussed in Sec-
tion 4.4). It employs the ButterflyGyro concept of Sensonor, which basically
means that it uses two vibrating masses operated in a balanced anti-phase
movement. This balanced vibration of both the excitation mode and the
detection mode makes the gyro insensitive to environmental vibrations and
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limits offset-causing effects (Kvisterøy et al., 2004). The deflection is mea-
sured using a capacitive measurement technique, which is a common principle
used in MEMS gyros.
The sensor is also temperature compensated, which is important to avoid
temperature drift affecting the measurements.
 2
 
Fig. 3. Functional principle of the “Butterfly” 
gyro. 
 
2 Manufacturing Platform 
 
2.1 Sensing die 
 
The SensoNor ”single-sided” bulk micro 
machining technology (Fig. 4) includes TMAH 
electrochemical etch stop, high aspect ratio 
RIE, high precision structural layer definition 
by etch stop at PN-junction, high stability 
piezoresistors (not used in SAR10), cavity and 
via etch in glass, triple-stack glass/silicon/glass                             
anodic bonding and hermetically sealed cavity 
structures using buried bulk electrical feed 
through [3]. By realizing shallow recess etch in 
the silicon for accurate electrode gap definition, 
metallisation on the glass to define electrode 
plates and press contacts between glass and 
silicon, the already established manufacturing 
platform can be used for manufacturing of the 
vibrating rate gyro. Present production is on 4-
inch wafers, however, all production equipment 
can be set up for 6-inch wafers. Fig. 5 shows a 
cross section view of the ”gyro element”. It 
consists of a glass/silicon/glass triple stack 
structure, which is anodically bonded at low 
pressure to obtain high Q-factors (typically 
100.000 for the excitation mode and 2.000 for 
the detection mode). The silicon structure is 
formed by a combination of wet anisotropic 
etching and deep ICP (inductively coupled 
plasma) etching. In order to decrease the 
squeeze film damping and consequently 
increase the Q-factors, holes have been etched 
through the masses as seen on the SEM picture 
of Fig. 6. The metallised electrodes and the 
wire bond pads are placed on the glass to 
minimize parasitic capacitances. Low 
capacitance buried crossings are formed in the 
silicon to make electrical connections from the 






Fig. 4. Features of SensoNor’s “single sided” bulk micro machining process. 
Figure 2.2: Functional principle of Sensonors Butterfly gyro concept. (Kvis-
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1 FEATURES 
o Horizontal or vertical mounting 
o High reliability and robustness over long lifetime 
o Low vibration sensitivity 
o High overload and shock capability (5000 g) 
o Butterfly balanced design for high mechanical common mode rejection 
o Closed-loop force feedback operation with electrostatic frequency tuning 
o Low bias drift 
o Ideal mono crystalline Si material 
o Wafer level sealing with controlled Q-factor 
o Low power 
o Single supply +5 VDC 
o Fully digital with SPI communication and on chip OTP calibration 
o Digitally controlled sample rate up to 2000 SPS 
o Bandwidth defined by built in 4th order digital LP filter 
o Intrinsic continuous diagnostic monitoring 
o Temperature sensor 
o No external components required 
 
2 GENERAL DESCRIPTION 
The SAR100 consists of a ButterflyGyro™ MEMS die and a BiCMOS ASIC housed 
in a rigid custom ceramic LCC package to accommodate dual axis surface 
mounting. The function is based on the excitation of a reference motion in the 
butterfly structure. An angular rotation of the device will generate Coriolis forces, 
whose frequency equals that of the reference motion and whose resulting vibration 
amplitude is a measure for the angular rotation. By utilizing Sensonor Technologies‟ 
unique patented sealed cavity technology, the vibrating masses are contained 
within the low-pressure hermetic environment needed for creating low dynamic 
damping and high Q factors, without any degradation over the lifetime of the device. 
The gyro die is built as a triple stack consisting of a bottom glass die with metalized 
patterns defining excitation and detection electrodes, a middle micro machined mono crystalline silicon die with the 
oscillating masses, which also represent a common opposite electrode, and a third top cap glass die. A time 
multiplexed, switched interface is used between the gyro die and the ASIC. This makes it possible to improve the 
symmetry by using the same electrodes for drive interface and sense interface. By the symmetric mechanical design 
and by connecting the electrodes cross-wise symmetric, the "butterfly” masses are operating in a balanced anti-phase 
movement. The balanced operation of both the excitation mode and the detection mode makes SAR100 almost 
insensitive to environmental vibratnions, limiting effects causing bias drift as well as improves the Q-factors. A fine-
tuning of the oscillation frequencies, to allow for force-feedback operation, is done during final test for each sensor by 
applying and programming an electrostatic bias to reduce the mechanical stiffness and thereby calibrate the detection 
mode frequency. Fixed algorithms use individually determined calibration coefficients stored in OTPROM poly fuse 
cells. Readings from the internal temperature sensor are used for accurate angular rate definitions. An SPI interface 
enables communication between application and SAR100. The angular rate data output is in a 12-bit 2‟s complement 
format. A number of functions are 
available through the digital SPI 
interface. 



































































Figure 2-1: SAR100 block diagram 
Sensonor Technologies AS 
Phone: +47 3303 5000 - Fax: +47 3303 5005  
sales@sensonor.no  www.sensonor.com 
Figure 2.3: Structure of the Sensonor SAR150 die. (Sensonor, 2010)
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2.2 Magnetometer
Magnetometers are widely used as spacecraft attitude sensors (Wertz, 1978).
A magnetometer measures the magnetic field vector and they are known to
be reliable, lightweight and having low power consumption. They are also
operable over a wide temperature range and have no moving parts, which is
a big advantage in a rocket considering the large g-forces and vibration the
sensors are subjected to during launch.
The Earth’s magnetic field strength decreases by an 1/r3 dependence with
distance. This limits the use of magnetometers in spacecrafts to altitudes
below 1000 km because internal magnetic fields of the spacecraft may start to
dominate the measurements above that. (Wertz, 1978) As the ICI sounding
rockets will fly to approximately 350 km this should not pose a significant
problem for the application.
The downside when using a magnetometer is that the measurements must
be compared to a model of the Earth’s magnetic field. A model called Inter-
national Geomagnetic Reference Field (IGRF) is one of the most commonly
used for this (Finlay et al., 2010). This is a standardized model with an
accuracy of 0.1 nT. Today’s model is a 13th order formula. Revised every
fifth year, the model is now in its 11th generation and is widely recognized
as a standard.
The field contributions of the Earth’s crust, current flows in the iono-
sphere and magnetosphere, and induced currents in the sea and the ground
are not included in the model, as they are difficult to predict. Since the
ICI sounding rockets are launched into strong ionospheric events, the IGRF
model error must be assumed to be much larger. The error can probably be
in the range of several hundred nT. (Bak, 1999)
2.2.1 Magnetoresistive Sensor (Honeywell HMC5983)
The Honeywell HMC5983 has been chosen for this thesis. It is based on
Anisotropic Magnetoresistive (AMR) technology. Measured data are pro-
vided digitally through a 12-bit ADC, so that no external conversion is re-
quired.
When a magnetic field is applied perpendicular to the current flow in
a thin strip of ferrous material, there is a change in the strips resistance
(McGuire and Potter, 1975). This is called anisotropic magnetoresistance.
In Honeywells sensors a ferrous material called Permalloy (NiFe) is used to
create four magnetoresistive elements. These are placed in a diamond shape
forming a wheatstone bridge to maximize sensitivity, as seen in Figure 2.4(b).
The four magnetoresistors have the same resistance. When a magnetic field
2.3. HORIZON SENSOR 9
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APPLICATIONS OF MAGNETIC POSITION SENSORS
ABSTRACT
Magnetic position sensing using Anisotropic Magneto-
Resistive (AMR) sensors is becoming a popular
method of implementing a non-contacting location of
motional objects. By affixing a magnet or sensor
element to a angular or linear moving object with its
complementary sensor or magnet stationary, the
relative direction of the resulting magnetic field can be
quantified electronically. By utilizing multiple sensors
or magnets, the capability of extended angular or
linear position measurements can be enhanced. This
application note explains the principles of AMR
sensors for positional measurements, and includes
several real-life circuit applications to solve
engineering problems.
PRINCIPLES OF AMR SENSORS
Anisotropic Magnetoresistance occurs in certain
ferrous materials and can be applied as a thin strip to
become a resistive element. Honeywell uses a ferrous
material called Permalloy and forms four resistive
elements to become a wheatstone bridge sensor.
Each magneto-resistive strip element possesses an
ability to change resistance in a cos2 relationship
where  (theta) is the angle between the magnetic
moment (M) vector and the current flow (I). Figure 1
shows the Permalloy element with field and current
applied.
To create the sensor from the AMR elements, the four
elements are oriented in a diamond shape with the
ends connected together by metalization to form the
wheatstone bridge. Arbitrarily, the top and bottom
connections of the four identical elements are given a
Direct Current (DC) stimulus in the form of a supply
voltage (Vs), with the remaining side connections to be
measured. With no magnetic field supplied (0 gauss),
the side contacts should be at the same voltage,
except for a small offset voltage due to manufacturing
tolerances on the AMR elements. With the AMR
elements connected in this fashion to form the
wheatstone bridge, these side contacts will produce a
differential voltage (V) as a function of the supply
voltage, MR ratio, and the angle theta (); which is the
angle between the element current flow and element
magnetization (M). Figure 2 depicts this sensor bridge.
To have the element magnetization direction to align
with an externally applied magnetic field, the applied
field must “saturate” the permalloy material. As
opposed to other AMR sensor elements that operate in
a linear mode, position sensing is a saturation mode
function; meaning that the external magnetic field
completely re-orients the material’s magnetization. For
Honeywell’s magnetic position sensors, a minimum of
an 80 gauss magnetic field must be applied at the
bridge for the specified performance characteristics to
be met. Fields less than 80 gauss will show some
bridge operation, but the saturation may not be
complete enough to be relied upon. 
OUTPUT SIGNALS
The HMC1501 and HMC1512 are Honeywell’s AMR
based magnetic position sensors that contain AMR
sensor bridges to be used in saturation mode. The
HMC1501 contains one AMR bridge for a 45° range
of position sensing, and the HMC1512 contains two
AMR bridges for a 90° range of position sensing. The
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Figu 2.4: Magnetoresistive sensor properties (Honeywell, Honeywell)
is appli d, a differential v ltage can be measured across the side contacts of
the bridge. This voltage is a function of supply voltage, magnetization ration
and the angle betw en e magnetizati and the current flow in the se sor.
2.3 Horizon sensor
When operating near the Earth, the Earth is the second brightest celestial
object. Compared to the sun and the stars, which can be approximated as
point sources, the Earth is an xtended target. A sens r detecting only the
presence of the Earth is not sufficient in most applications. Nearly all horizon
sensors are therefore designed to detect the Earth’s horizon. For a spinning
spacecraft, e.g. a spin stabilised rocket, the sen or will detect a rapid cha e
in intensity crossing the Earth’s horizon (Wertz, 1978).
According to Wertz (1978), the Earths horizon is least ambiguous in the
infrared spectral region around 15 µm. Such a long wave infrared sensor with
good performance could require cooling, making the sensor large, heavy and
expensive.
2.4 Star sensor
A star sensor, or star tracker, comprises an image sensor to image the sky and
a star catalog to identify the stars in the sensors field of view. Although star
sensors are known to be the most accurate attitude sensors, they are very
sensitive to large angular velocities. Star sensors typically have an update
rate of less than 5 Hz and operate up to an angular velocity of a few degrees
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per second (Wertz, 1978). This makes them pretty much useless for a spin-
stabilized rocket with a typical spin frequency of 4 RPS. They are also very
complex, large and expensive.
Liebe et al. (2004) describes a stellar gyroscope capable of operating at
angular velocities of 50◦/s. Although this is much higher than the traditional
star trackers, it is still much lower than the requirements of an ICI sounding
rocket.
2.5 GPS (Global Positioning System)
Although originally designed to determine position, velocity and time, the
Global Positioning System can also be used for three-axis attitude determi-
nation. The most common technique for precise GPS attitude determination
uses an array of three or more antennas fixed to the vehicle. By measur-
ing the carrier-phase difference between two antennas, a basic measurement
of the range between the antennas and a satelite can be determined. For
a three-axis attitude determination, a minimum of three antennas and two
GPS satelites are needed. (Psiaki, 2006)
An accuracy of 4◦ or better was achieved by Psiaki (2006) using only two
GPS satelites and three antenas, with a 1 m baseline.
2.6 Sun sensor
A sun sensor measures the angle of the incident sunlight and is the most used
reference sensor on spacecrafts. (Wertz, 1978)
To measure the angle of the sun relative to the spacecraft, a sensor that
is able to detect the angle of the sunlight is needed. The Sun can be treated
as a point-source at infinite distance, producing parallel rays of light. Its
angular radius i approximately 0.53◦ seen from the Earth. As the intensity
of the sun is much higher than any other object in the vicinity of the Earth, it
is simple to discriminate. This means that simple equipment can be used for
the measurements, without having to discriminate between different sources.
Since the development of the new digital sun sensor is a main goal of the
thesis, it is gone through in greater detail than the other types of sensors. A
thorough coverage of the theory behind the sun sensor is found in Chapter 3
and the design in Section 4.3.
Chapter 3
Sun sensor background and
Theory
This section covers important principles and theory applied in the develop-
ment of the measurement system in this thesis. Different sun sensor principles
are described, followed by a coverage of different light detector technologies.
A description of current measurement methods is also provided, as well as a
noise analysis of a photodetector circuit.
3.1 Sun sensor principles
There are several ways to do this, including, but not limited to, V-slit sensors,
cosine detectors, sun presence detectors, fine sun sensors and digital sensors.
This section will go through a few of these.
3.1.1 Cosine detectors
The cosine detector is a common type of analog sensor. It is based on a
silicon solar cell which gives a sinusoidal variation in output current with the
changing sun angle. The output current is proportional to the cosine of the
sunlights angle of incidence, as in Equation (3.1). (Wertz, 1978)
I = I0 · cosθ (3.1)
3.1.2 V-slit sensor
A V-slit sensor comprises a photodiode behind a screen. The screen has two
slits in the shape of a V, letting the sunlight through. When the spacecraft
11
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spins the light will hit the photodiode twice, once through each slit. The
angle to the sun is calculated from the time between each hit, combined with
the spin velocity. The spin velocity can be found from the time between two
pulse pairs. (Sollien, 2006) Alternatively, the V-slit sensor could be combined
with a gyro to enable a more accurate calculation of spin velocity and thereby
possibly increaing the accuracy of the calculated angle.






        Photodiode              Screen with V-spalt
    Spin direction
(a)




            Photodiode              Screen with V-spalt
    Spin direction
(b)
Figure 3.1: Principle schematic of V-slit sensor. The sun is first detected at
t1 and then later at t2. The time difference is given by ∆t = t2 − t1. When
the sun is higher, like in (b), the ∆t will be larger. By knowing the rotational


















Figure 3.2: Typical signal from a V-slit sensor. Although ∆t1 and ∆t2 are
different when the sun is higher, the rotational velocity remains constant and
∆T1 = ∆T2. (Sollien, 2006)
3.1.3 Pinhole camera
A pinhole camera has been implemented in this thesis, based on the ex-
periences made by Sollien (2006). In a pinhole camera the sunlight passes
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through a pinhole which will decrease the amount of incident light and create
a small light spot on the detector. The image sensor, in this case the PSD,
detects the position of the light spot on its active area.
By using trigonometry, the angle of the incident light, the solar angle,
can be calculated as in Equation (3.2). When using a 2D detector, this must







A 2D measurement is not neccessary for making angular measurements,
as the spacecraft is spinning. The mechanical alignment and added ease of
calibration are the main reasons to use a 2D sensor. In practice the sensor
will act as a linecamera, and the added accuracy obtainable by using a 2D
sensor is negligable. A comparison of the newly developed sun sensor (DSS2)
and the old sunsensor (DSS) is found in Section 7.1.
The compensation for offset in a 2D sensor, compared to a sensor of one
dimension, can be done completely in software, requiring none of the sensors
mechanical parts to be moved. While one would measure the displacement
of the 1D sensor manually, the easiest way to do this with a 2D sensor is to
make a measurement of a 0◦ sun angle, with the light source perpendicular
to the detector. In post processing, the displacement of the measured center
point can easily be compensated for.
The sketch in Figure 3.4 demonstrates the incident parallell light from
the sun striking the face of the sun sensor, passing through the pinhole and
illuminating a spot on the detector.
The operation of the sun sensor is illustrated in Figure 3.5. Note that
this is a model of the operation in time, not a geometrical model.
In the figure, the sensor scans the sky from right to left, because of its
counterclockwise rotation. The solar angle is measured at a rate of 5787
Hz, which is the data rate assigned to the sensor in the rocket encoder (see
Section 4.2.5). Assuming a maximum spin rate of 6 RPS this results in a
minimal radial distance of 0.37◦ between the measurements. The results are
fed directly to the DAQ (see Section 4.2 for information about the DAQ).
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Figur 3.1 : Prinsippskisse av en sensor med to-dimensjonalt kamera.
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Figure 3.3: Principle schematic of the pinhole camera. Depicted is the move-
ment of the light spot on the sensor surface when the rocket is spinning.
(Sollien, 2006)
KAPITTEL 3. DEN NYUTVIKLEDE SOLSENSORENS VIRKEMÅTE
Sensoren skal benyttes sammen med andre orienteringsinstr umenter, som
magnetometere og gyroskoper, og disse instrumentene samme n vil kunne
gi nøyaktig orienteringsbestemmelse av raketten til et hve rt tidspunkt.
Det ble tidlig bestemt at solsensoren skulle være en linselø s sensor. Det
var flere grunner til dette, blant annet at det å lage en sensor med linse-
system ville ført til at sensoren ville blitt tyngre og mer om fattende å lage.
Isteden ble det valgt å gå for et såkalt pinhole-kamera. En sk isse av måle-
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Figur 3.2 : Skjematisk tegning av virkemåten til den digitale solsensoren. Solvin-
kelen regnes ut i fra følgende formelα = tan− 1 Ld , der L = X M − X C .
Det vi ser i skissen er parallelle solstråler som faller inn p å sensoren.
Strålen går gjennom et filter og så en maske med et sirkulært pin -hole slik
at strålen som treer detektoren er de vi ønsker med tanke på både bølge-
lengde og størrelse / form på strålen. Bølgelengden λ (> 780 nm) på filteret
er valgt fordi vi ønsker å unngå problemer med refleksjoner av synlig lys
(fra atmosfæren / jorda, månen, selve raketten og eventuelt andre kilder),
og kun se på den infrarøde strålinga fra sola. Siden CMOS-sens orer mer
eller mindre er transparente for bølger med bølgelengder st ørre enn 1100
nm, så har vi en båndbredde på ca 780 til 1100 nm. I figur 3.3 kan vi se
hvordan sensor med filter responderer avhengig av frekvensen på lyset.
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Figure 3.4: Schematic overview of the pinho e camera (Sollien, 2006)










































(d) 16.4 runder per sekund
Figur 3.4 : Skisse av hvordan sensoren “ser” ved forskjellige spinnhastigheter. Legg
merke til at dette er en tidsmessig fremstilling, ikke en geometrisk. Sensoren detek-
terer bare langs rakettaksen (opp og ned på skissen), men siden raketten spinner
blir det en sidelengs sveiping over tid. I figur (b) spinner raketten med 4.9 run-
der per sekund, og vi ser at sensoren detekterer sola tre ganger per omdreining.
I figur (a) spinner raketten halvparten så fort og vi får dermedobbelt så mange
utlesninger.
View
Figure 3.5: The operation of the sensor at 5 rpm spin rate (Sollien, 2006).
The optimal distance d (illustrated in Figure 3.4) between the detector
and pinhole is calculated from the field of view, X, and the length of the
active area, A, as in Equation (3.3). (Sollien, 2006) Inserting the data for







= 2.6 mm (3.3)
A wavelength of 1000 nm can be assumed, as the Hamamatsu S5991 PSD
is most sensitive in the 900-1000 nm range. The optimal pinhole diameter
can be calculated as in Equation (3.4). (Sollien, 2006)
Doptimal ≈
√
4λd ≈ 136 µm (3.4)
3.2 Light detector technologies
In this section the relevant light detector technologies for the sun sensor are
covered.
3.2.1 Position Sensing Detector (PSD)
Position Sensing Detector is another name for lateral-effect photodiodes. Be-
fore the principle of the lateral-effect photodiode can be understood, it is im-
portant to understand the principle and operation of a regular photodiode.
It is also relevant for CMOS and CCD, although the photodiodes are usually
not operated directly in these technologies.
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Photodiodes
A photodiode can detect light because of the photovoltaic effect. The pho-
tovoltaic effect is the generation of voltage or current when a material is
exposed to light. In the photodiode the current flow is increased when the
P-N junction of the diode is illuminated by light.
When a light photon strikes the substrate it can excite an atom to dislogde
an electron. This creates a hole-electron pair. The electron will migrate
towards the positively charged electrode and the hole will migrate towards
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Figure 3.6: Photodiode properties. (Hamamatsu, 2005)
We can bias the diode to modify it’s behaviour by applying a bias voltage.
When reverse-biased, applying a positive voltage to the cathode relatively to
the voltage on the anode, the diode operates in the photoconductive mode.
This means that the diode acts like an insulator, blocking current from pass-
ing through. The capacitance of the PN-junction depends on the thickness
of the variable depletion region. Increasing the bias voltage increases the
thickness of the region and thus lowering capacitance. This is turn enables
faster response times as the lower capacitance makes for a more stable sensor
at high speeds. The increasing bias voltage also increases the dark current
of the sensor, which in turn lowers the dynamic range slightly since the noise
floor is heightened. (Hamamatsu, 2005)
When the diode is zero-biased it operates in photovoltaic mode. Having
no voltage across the diode means that there is no current flowing through
the resistor of the amplifier, and the result is no dark current. Thereby a
whole error term is removed.
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Lateral-effect photodiode (PSD)
A lateral-effect photodiode is a large-area photodiode where the P-layer is
made to have a uniform resistance with an output on both sides, usually two
anodes with a common cathode. When a light spot strikes the surface, an
electric charge proportional to the intensity is generated at the illuminated
position. The charge travels through the resistive P-layer before being picked
up by the two anodes as current, as shown in Figure 3.7. As the charge travels
through the resistive layer, the output currents, IX1 and IX2, will be divided
in inverse proportion to the distance traveled. Expressions for position calcu-
lation are given in Equation (3.5), where Equation (3.5a) is the displacement










∗ Lx = XB (3.5b)
(Hamamatsu, 2002)
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Figure 3.7: Sectional view of a Hamamatsu PSD. (Hamamatsu, 2002)
Duo-lateral PSD
A duo-lateral PSD is in essence two lateral diodes placed on top of each
other. On the top layer the diode is structured with two anodes on top and
two cathodes on the back surface. In this way the PSD can measure the
position in two directions. (Hamamatsu, 2002)
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Tetra-lateral PSD
A tetra-lateral diode is manufactured with one single resistive layer. It is
structured as four cathodes with a common anode. Compared to a duo-
lateral type, the tetra-lateral PSDs tend to have more interaction between
the electrodes towards the edges of the sensor. On the other hand it has
smaller dark currents and typically a faster response. It is also easier to
apply a reverse bias to it. (Hamamatsu, 2002)
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Figure 3.8: The basic structure of a Hamamatsu pin-cushion type PSD
(Hamamatsu, 2002)
Pin-cushion type PSD
The pin-cushion type PSD is an improved tetra-lateral type. It has an im-
proved active area and the interaction between the electrodes is greatly re-
duced. It is structured as four cathodes with a common anode, as seen in
Figure 3.8, making it very easy to apply a reverse bias. In comparison to the
tetra-lateral diode a pin-cushion type also has big improvements in linearity
of detection towards the edges. (Hamamatsu, 2002)
Calculating the light spot position on a pin-cushion PSD is a bit more




(I2 + I3)− (I1 + I4)





(I2 + I4)− (I1 + I3)
I1 + I2 + I3 + I4
(3.6b)
3.2. LIGHT DETECTOR TECHNOLOGIES 19
The PSD is a purely analog detector. This means that the resolution
isn’t set by a definite number of pixels, but rather by the minimal change
in position that will trigger a change in the output. For the sensor used in
this thesis the minimal detectable change is 1.5 µm, with a light spot size of
200 µm.
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Figure 3.9: Active area of Hamamatsu PSD. (Hamamatsu (2002), Hama-
matsu (2007))
3.2.2 CMOS and CCD image sensors
A CMOS (Complimentary Metal-Oxide Semiconductor) image sensor con-
sists of a matrix of photodiodes. In a CMOS sensor every photodiode has its
own amplifier and is usually coupled to a common ADC.
A CCD (Charge-coupled Device) sensor is structured in much of the same
way as a CMOS sensor, except that instead of having a dedicated amplifier
for each pixel there is one common amplifier for all the pixels. The way this
works is by shifting the charges of each pixel through all the other pixels until
all have reached the amplifier and ADC. This means that a specific pixel can
be read and investigated in a CMOS sensor, while all the pixels would have
to shift through the sensor to do the same in a CCD device.
Calculating the displacement of a light spot on this type of device will
require a custom search algorithm to be implemented, as the light spot must
be found manually in the image taken by the sensor.
These sensors are sensitive to light with wavelenghts up to about 1000 nm,
which is near-infrared light, and the response can be trimmed with a light
filter.
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3.3 Principles of Current Measurement
Being able to accurately measure small currents is vital for many sensor
implementations, like the sun sensor. To measure this techniques are em-
ployed to convert the current signal to voltage, which is easier to digitize, as
most ADCs measure voltage. This section will go through the basics of the
two most common circuits for measuring currents followed by a description
of relevant noise sources. An analysis of noise in a photodiode detector (a
photodiode coupled to a transimpedance amplifier) is also provided.
3.3.1 Shunt Ammeter
The shunt ammeter, in its simplest form, is essentially a voltage follower with
a shunted input. By shunting the input towards ground a voltage potential
will form over the resistor, thus creating a voltage potential between ground
and the input of the amplifier as depicted in Figure 3.10(a). The output of
the circuit is a function of the voltage, Vin, across the shunt resistance, Rs,
created by the current, I. In the simple form of a shunted voltage follower,










(b) Ammeter with gainstage
Figure 3.10: Different ammeters.
The shunt ammeter is seldom used in this most simple form as one usually
adds a gain stage, as depicted in Figure 3.10(b), turning the voltage follower
into a regular voltage amplifier. The output voltage, Vo, becomes a function
of the shunted input voltage and the gain of a non-inverting amplifier, as seen
in Equation (3.7b). This also reduces the shunt resistor, Rs, value needed.
Vin = IRs (3.7a)
V = Vin(1 +RA/RB) (3.7b)
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It is generally an advantage to use the smallest possible value for Rs. This
is because low value resistors have better accuracy in addition to better time
and temperature stability, as well as lower thermal noise. Choosing a low
resistor value will also reduce the input time constant which leads to a faster
response time for the circuit. The disadvantage of choosing a low resistor
value is a reduced signal-to-noise ratio as a result of the lower voltage drop
created. (Keithley, 2004)
The main disadvantage of a shunt ammeter is the large shunt resistor
required to create a sufficient voltage drop across Rs. This leads to a high
input resistance which increases the voltage burden of the circuit, meaning
that the current measured will be reduced. As a result of adding a gain stage
one can reduce the shunt resistor value accordingly, but it is still a major
drawback.




Figure 3.11: The transimpedance amplifier.
The transimpedance amplifier, or feedback ammeter, is another way of
making an ammeter. In this configuration the input current I flows through
the feedback resistor Rf , giving the the output voltage as Vo.
Vo = −IRf (3.8)
The low offset current of the amplifier alters the current, I, by a negligible
amount. As the opamp’s high gain will force the input voltage to be nearly
zero, the voltage burden of the circuit is very low. This also leads to a fast
rise time.
It’s equally easy to add a gain stage to this type of ammeter, but it’s not
neccessary, like it is for a shunt ammeter, unless it is used to amplify very
low signal levels.
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3.3.3 Noise Sources
Noise can be defind as "any unwanted disturbance that obscures or interferes
with a desired signal". (Motchenbacher and Connelly, 1993) This section will
go through the three most common sources of noise present in an electronic
system. These are important effects to consider when designing analog cir-
cuits.
Thermal noise (Johnson-Nyquist noise)
If we disconnect the electrical power from a circuit, one might believe that
there would be no voltages present in the system. This assumption would
be erronous as there would still be thermal noise, although it would be very
small.
Thermal noise is caused by the random thermally excited vibration of
the charge carriers in a conductor. Each electron carries a charge of 1.602 ∗
10−19C, which will induce many small current surges as the electrons move
randomly about in the material. As the temperature rises, the random move-
ment of electrons will increase, consequently increasing the thermal noise.
(Johnson, 1928)
The noise power of thermal noise is constant (white) for all frequencies,









where k is Boltzmann’s constant (1.38 · 10−23 Ws/K), T is the temper-
ature of the conductor in Kelvin (K) and ∆f is the noise bandwidth of the
measuring system in hertz (Hz). (Nyquist, 1928)
This expression will equate to an infinite noise voltage in an open circuit,
but in the real world there will always be some shunt capacitance that limits
the voltage. We can still use the given formulas as an approximation in a
closed system. (Motchenbacher and Connelly, 1993)
Flicker noise (1/f or semiconductor noise)
Flicker noise has a "pink" power density, meaning that it is inversly propor-
tional with frequency. The noise power typically follows a 1/fα characteris-
tic, with α usually being 1, but sometimes ranging from 0.8 to 1.3 in some
devices.
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The major cause of 1/f noise in semiconductors originates from the surface
properties of the material, although improved surface treatment in manufac-







where Ki represents In at 1 Hz. fmax and fmin are the maximum and
minimum frequencies in Hz. (Mancini, 2002)
Since 1/f noise increases with decreasing frequencies, it should theoreti-
cally be infinite at DC. Although this might be a theoretical possibility it is
generally manageable as the low frequency cutoff in an amplifier is set by the
time it has been turned on, effectively attenuating the 1/f noise at extremely
low frequencies. (Motchenbacher and Connelly, 1993)
Shot noise
Shot noise is a phenomena appearing in the pn junctions of semiconductor
devices. Its power density is the same as that of white noise.
Each hole and electron has a charge. When they pass from the anode to
cathode (or vice versa) it results in a small current impulse, a change in the
current flow. Since the noise currents are created by the arrival of holes and







where q is the electronic charge (1.6 · 10−19 coulomb), IDC is the for-
ward DC current in amperes and ∆f is the noise bandwidth in hertz (Hz).
(Schottky (1918), Motchenbacher and Connelly (1993))
Generation-recombination noise (G-R)
Generation-recombination noise is often a dominant noise mechanism in pho-
todetectors. It often appears to be similar to thermal noise, but is actually
caused by fluctuations in the conductivity of the material. This is the re-
sult of fluctuations in the generation, recombination and trapping of carriers
in the semiconductor. The spectral response of G-R noise is white up to a
frequency determined by the lifetime of the carriers in the photodetector.
(Motchenbacher and Connelly, 1993)
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Noise analysis of the photodiode detector
Figure 3.12 depicts the photodiode detector circuit used in the thesis. A full





Figure 3.12: Schematic of the photodetector used in the thesis. The PSD is
approximated as four photodiodes, with one of the channels shown in this
schematic.
Figure 3.13: Noise equivalent circuit of a photodiode detector. The photode-
tector model is from Hamamatsu (2002) with added visual noise signals.
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rie = Interelectrode resistance
RF = feedback resistance
IO = sensor dc photocurrent
ID = sensor dc dark current
EF = thermal noise of RF =
√
4kTRF∆f








En = amplifier input voltage noise
In = amplifier input current noise
Shot noise is a function of photocurrent, dark current and input bias
current. This means that this noise will increase with an increase in reverse
bias or light intensity:
Ish =
√
2q(IO + ID + In)∆f (3.12)































Assuming a maximal photodiode current of 25 µA and dark current of 1 nA,
room temperature (20◦ C or 293.1 K), interelectrode resistance (Rie) of 10 kΩ
and a noise bandwidth of 15 kHz.
Typical operating conditions for the OPA129 opamp is used, with an
input bias current of ± 30 fA, input current noise density of 0.1 fA/√Hz
and a ± 0.5 mV input offset voltage. To simplify the calculations, the voltage
noise density at 10 kHz, 15 nV/
√
Hz is used for the calculations of its effect on
the total noise. As the noise density in this frequency region will dominate
the voltage noise, this is a valid approximation. The feedback resistor is
158 kΩ.
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As the bias current is very low compared to the photodiode and dark
current, it can be neglected for the total input current.
The noise signals amount to:
Esh =
√
2q(25 µA+ 1 nA) · 15 kHz · 158 kΩ ≈ 44.69 µV










4k · 293.1 K · 10 kΩ · 15 kHz = 1.27 µV
ERf =
√









15 kHz = 30.86 µV
InRF
√
∆f = 0.1 fA/
√
Hz · 158 kΩ ·
√
15 kHz = 1.58 nV (3.15)
As a good formula for G-R noise wasn’t found, this noise effect is negli-
















(44.69 µV )2 + (0.85 µV )2 + (1.27 µV )2 + (5.06 nV )2 + (30.86 µV )2 + (1.58 nV )2
= 54.57 µV (3.16)
It is clear from the calculations that the shot noise and the input voltage
noise are the dominating contributions to the output noise. If a higher pho-
todiode current of 50 µA was present and a lower feedback resistor of 70 kΩ
employed, the distribution of the noise contributions would be different:
Esh =
√
2q(50 µA+ 1 nA) · 15 kHz · 70 kΩ ≈ 28.00 µV
ERf =
√









15 kHz = 14.70 µV
InRF
√
∆f = 0.1 fA/
√
Hz · 70 kΩ ·
√
15 kHz = 0.70 nV
Eout = 31.84 µV (3.17)
While shot noise is the dominating noise source, it is seen that the input
voltage noise has an increasingly large contribution when a larger gain is
applied. It is evident from the calculations that choosing an operational
amplifier with a low input noise voltage is very important to the noise floor,
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as it is directly amplified on top of the signal. Even though the input bias
and noise current is important to consider as well, their effect on the total
output noise is negligable as they are much lower than the other current
signals present. It can be seen that the effect of the input voltage noise is
proportional to the feedback resistance by a factor of 1 +Rf/Rie.
The capacitance of the photodiode, Cd, the stray capacitance of the wire
and the feedback capacitance, Cf , will reduce the max frequency of both the
noise and the signal from the photodiode.
Matlab code for the noise calculations is included in Appendix C.1
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Chapter 4
System Design
This chapter covers the design and development of the Digital Acquisiton
Card (DAQ) and the Digital Sun Sensor (DSS2). Selection of the gyroscope
and design of the external magnetometer instrument is also covered. An
overview of special considerations made when designing the PCBs for the


















Figure 4.1: Top level block schematic of the measurement system.
As illustrated in Figure 4.1, the systems main unit is the DAQ, which
communicates with the external sensors and carries the internal magnetome-
ter. The external sensors include two sun sensors, a rate gyro and an external
magnetometer. Communication with the rocket encoder, which transmits the
data to the ground, is also handled by the DAQ.
Two sensors are used for redundancy, but also to give more frequent
measurements to the attitude estimator. The electrical design faciliates the
29
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use of two sun sensors, but the ICI-4 will be launched with one unit of the
sun sensor designed by Sollien (2006). Consequently, only one sun sensor has



















Rocket encoder External sensors
Figure 4.2: Top level block schematic of the DAQ.
A simple block schematic of the DAQ-board is presented in Figure 4.2.
As mentioned in Section 4.1, the DAQ is the top unit of the measurement
system.
The purpose of the DAQ unit is to collect data from the sensors, both
the internal magnetometer and the external sensors, and relay the data to
the rocket interface. To do this, an interface for communicating with the
external units had to be developed. Realization of the sensor interface is
covered in Section 4.2.4. Communication towards the encoder is outlined in
Section 4.2.5.
The DAQ shall also include an internal magnetometer, capable of mea-
suring at a sample rate of approximately 1 kHz. A brief coverage of the
internal magnetometer realization is included in Section 4.2.3.
A processing device is needed to collect the data from all the sensors,
internal and external, execute necessary calculations and relay the data to the
encoder interface. Implementation of the digital processing and technology
choice for the processing device is covered in Section 4.2.1. The algorithm for
the sun sensors is implemented on the DAQs processing unit, but the other
instruments transmit ready-to-send digital values.
Power supply for both internal components and external sensors are also




There are two general types of programmable circuits available, microproces-
sor based circuits and programmable logic, like FPGAs and CPLDs. For this
thesis it was chosen to use programmable logic, as the timing of these devices
can be determined to within one clock cycle. The timing of a microprocessor
based system can not easily be determined to the same degree.
Unlike a microprocessor, an FPGA does not execute a compiled program,
a list of instructions, sequentially. An FPGA consists of configurable blocks
of logic, called logic elements, with configurable interconnects between them.
Using a hardware description language (HDL) these logic elements can be
programmed and interconnected to perform almost any logic function. It is
even possible to implement a microprocessor on the FPGA, called a soft core.
The HDLs are concurrent programming languages and the logic described will
run concurrently, in parallel. This makes it possible to add functionality and
other modules to the digital design without altering the existing functionality.
In this thesis, the HDL chosen to describe the logic is VHDL (Very high speed
integrated circuit Hardware Description Language).
Differences between FPGAs and CPLDs
Although FPGAs and CPLDs are very similar in usage, there are a few
differences. FPGAs are classified as fine-grain devices, while CPLDs are
coarse-grain. The most obvious difference is that FPGAs can contain many
thousands of logic blocks, while CPLDs are usually restricted to a few thou-
sand. The logic blocks of the FPGAs are smaller and capable of more complex
operations, but the CPLDs have the advantage of a faster input-to-output
time because of the simpler coarse grain architecture. This makes latency
in a CPLD even easier to predict than in FPGAs and may also result in a
higher maximal clock frequency.
In addition to having more logic elements, most FPGAs have embedded
memory, multipliers and PLLs. Larger models often include more advanced
features, e.g. embedded DSP blocks, microprocessor cores and trancievers.
This enables very complex signal processing to be implemented on the FPGA,
e.g. FFT and FIR filters. Soft processor cores can also be implemented,
making the FPGA capable of running algorithms coded in C.
Most FPGAs, although exceptions are plentiful, are SRAM-based and
must be configured at start-up by an external circuit, while are CPLDs usu-
ally flash or E2PROM based and thus instantly on.
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Logic design
The DAQ receives data from the gyro, the internal and external magnetome-
ters and the sun sensors. Coordinates (X and Y) for the displacement on
the sun sensors active area are calculated before the data is sent to the en-
coder. It is chosen to calculate the actual angle in post processing, as it can
be done with higher precision and to reduce the complexity of the digital
design. As the systems first flight will be conducted with only one unit of
the new sun sensor, implementing a feature to discriminate the sun sensor
measuring the highest intensity was less prioritized and is therefore delegated
to future work. A diagram of the logic design and clock distribution network
is shown in Figure 4.3.
Data from the magnetometers and gyro are simply passed through to
the encoder. The only processing done is shifting the data into the encoder
interface at the right times. The rest is handled by the encoder interface by
Bekkeng (2009), covered in Section 4.2.5.
The VHDL code and ASM-diagrams for the DAQ are included in Ap-
pendix B.2.1.
An FPGA was chosen for the design, as the CPLDs didn’t have enough
logic elements to implement the needed calculations. The FPGA chosen for
the DAQ is an Altera Cyclone IV EP4CE15 with approximately 15.000 logic
elements in an FBGA-256 package. It may be advisable to keep it at this size,
even though it has much more logic resources than needed, as it is also used
by the other instruments in the UiO-stack; the instrument stack consisting of
all the instrument DAQs from UiO. The UiO-stack is covered in Section 5.2.
Using the same unit could facilitate easier upgrades, if neccessary at a later
time, and maintenance of the design.
It is also planned to use a common power supply for all the instruments
in the UiO-stack in a later version.(Bekkeng, 2013) This will lead to a signifi-
cant reduction of power supply components, weight and possibly lower power
supply noise. Predicting the behaviour of the systems combined may also be
simpler when they consist of several identical units, rather than if different
models were to be used.
The interface for reading data from all the external sensors is based on
a UART module developed as part of the thesis (see Appendix B.1) used in
a general interface module (see Section 4.2.4). A simple protocol has been
implemented, where a transmission must contain the following: ID byte, a
specified number of data bytes, carriage return (x0D) and line feed (x0A).
By doing it the same way for all the sensors, the possible error sources are
reduced and the maintainability of the code is significantly increased. This














































(b) Clock distribution network.
Figure 4.3: Logic schematic and clock distribution network of the DAQ.
34 CHAPTER 4. SYSTEM DESIGN





























Figure 4.4: Power distribution network for the DAQ-board.
A Traco TEN5-2411 DC-DC converter is utilized to convert the unregu-
lated 20-32 V supply from the rocket to the 5 V level used throughout the
system It is capable of supplying a maximal output current of 1 A and accepts
an 18-36 V input voltage. Output ripple is low, at maximally 50 mVpk−pk.
(Traco, 2012) As the unregulated supplys voltage may drift, a wide input
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TYPICAL CHARACTERISTICS (continued)
Over operating temperature range (TJ = –40°C to +125°C), VIN = VOUT(TYP) + 0.5V or 2.5V, whichever is greater; IOUT = 0.5mA,
VEN = VIN, COUT = 1.0µF, CNR = 0.01µF, unless otherwise noted. For TPS71701, VOUT = 2.8V.
Typical values are at TJ = +25°C.
POWER-SUPPLY RIPPLE REJECTION vs POWER-SUPPLY RIPPLE REJECTION vs
FREQUENCY (VIN – VOUT = 1V) FREQUENCY (VIN – VOUT = 0.5V)
Figure 15. Figure 16.
POWER-SUPPLY RIPPLE REJECTION vs POWER-SUPPLY RIPPLE REJECTION vs
FREQUENCY (VIN – VOUT = 0.25V) FREQUENCY (VIN – VOUT = 1V)
Figure 17. Figure 18.
POWER-SUPPLY RIPPLE REJECTION vs POWER-SUPPLY RIPPLE REJECTION vs
FREQUENCY (VIN – VOUT = 0.25V) FREQUENCY (VIN – VOUT = 1V)
Figure 19. Figure 20.
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Figure 4.5: Typical PSSR characteristics of the TPS717 series LDO regula-
tors in relation to frequency (assuming Vin-Vout = 1 V). (Texas Instruments,
2009)
Three TI TPS717 low dropout regulators were initially used to source
the 1.8 V, 2.5 V and 3.3 V voltages. They are capable of supplying 150 mA
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output current with very low noise, typically 30 µV, and have a very high
Power Supply Rejection Ratio (PSRR). When used with a sufficiently large
difference in input and output voltage, the PSRR will typically be above
60 dB at frequencies up to 1MHz, as seen in Figure 4.5 (Texas Instruments,
2009). This effectively eliminates the output ripple of the DC-DC converter.
Measurements of this are presented in Section 6.3.2.
As the load on the 3.3 V net proved to be too high for the TPS717, it
was exchanged for the TI LM1117 in a second revision as this regulator could
provide a higher output current.
Both the sun sensors and the gyro are powered by the 5 V supply and
the external magnetometer is powered by the 3.3 V.
4.2.3 Internal Magnetometer
The Honeywell HMC5983 integrated three-axis magnetometer was chosen
for this thesis. It requires only three capacitors to operate correctly and is
able to communicate on both I2C and SPI. To simplify the logic design, it
was decided to use it in SPI mode, as this is a much simpler protocol to
implement in VHDL.
The requirement of a ∼1000 Hz sampling rate for the magnetometer is
accomplished by using six separate magnetometers. They are triggered se-
quentially by a 960 Hz 0 to 5 counter. Triggering the measurement mode of
the magnetometers sequentially will make each magnetometer sample with
a frequency of 160 Hz, skewed in the time domain by a clock cycle of the
960 Hz. When combined, this forms a 960 Hz magnetometer.
Because of time constraints the logic design for the magnetometers was
not implemented as part of this thesis. However, as the same magnetometers
are used on the external magnetometer card with the firmware implemented
on a CPLD, it should be managable to port the code.
4.2.4 Interface to external units
To interface external units, a general interface module was created. It consists
of the aforementioned UART-module and a finite state machine to find and
read the right data. A simple protocol of sending a chosen ID-byte first,
followed by the databytes, a Carriage Return (x0D) byte and a line feed (x0A)
byte is implemented to make recognizing the right string of data a simple
task. The VHDL code and ASM-diagram are found in Appendix B.2.2.
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Line Drivers / Interfacing
To be able to send data over distance, without having to worry about noise,
line drivers are employed. It is also a good way to make a system easier to
interface and debug from a PC, as line drivers conform to relatively strict
standards for interoperability.
For the sun sensors and the gyro, the TI SN65LBC179A RS-422 drivers
are used. This choice was made because this specific model had a lot of
flight heritage at the department, which meant it should be a safe choice. It
is also to be used for the encoder interface and it made sense to use the same
standard all around.
The line driver chosen for the external magnetometer is an LVDS type,
TI SN65LVDS179, of which there have been few experiences with at the
department before. In an effort to reduce power usage and noise in a later
version, it was chosen to use the external magnetometer as a pilot project to
test the viability of this communication standard.
RS-422
RS-422 is a technical standard for the characteristics of a differential signaling
circuit. Protocols and pin assignments are defined in other standards. The
maximum differential voltage swing is +6 to -6 V.
The standard covers transmitting data with as high rates as 10 Mbit/s
at a distance of 12 meters, although an upper limit isn’t actually specified.
Typical data rates for RS-422 is 40 Mbps at 1-3 meters and 10 Mbps at 10
meters.
The maximal range of RS-422 is 1500 meters, well above the requirements
being posed by this system.
A drawback of RS-422 is that it uses a lot of power, and this varies with
frequency.
LVDS (Low Voltage Differential Signaling)
While they are quite similar in design, LVDS provides higher transmission
speeds and lower power consumption than RS-422. Unlike the former, LVDS
uses a constant-current driver which makes the power consumption much
more independent of the transmission frequency. It’s quiescent current is
also significantly lower. The drivers have a typical voltage swing of 350 mV
with a common mode voltage of 1.25 V.
By using resistor divider network, an LVDS receiver is actually capable
of receiving data from an RS-422 driver.
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4.2.5 Telemetry encoder interface
The instruments have been assigned a fixed space in the telemetry encoders
PCM-matrix. The digital sunsensor (DSS2) has been assigned as Supercom-
2, meaning it shall send data two times per telemetry frame. This means
that it sends data with a frequency of 5787 Hz.
The gyro, external magnetometer and internal magnetometer has been
assigned as SubCom-4, which means the data from these sensors are sent
over the course of 4 frames, once per frame for each sensor. Data from
these sensors are sent on the order of X, Y, Z and a last byte for optional
housekeeping data.
The design of the telemetry encoder interface is a "tried and true" cir-
cuit and logic design by Bekkeng (2009) and his thesis covers the important
aspects of this in great detail. The VHDL code for the interface is included
in the top file in Appendix B.2.1 and a schematic of the encoder interface is
























Figure 4.6: The telemetry encoder interface. The optocouplers provide a
galvanic isolation from the encoder. Bekkeng (2009)
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As this design is verified and has flight heritage from several sounding
rocket launches there was no reason to do a new design. The code is modified
slightly so that a 16-bit shiftregister could be used instead of concatenating
the data words, which results in a cleaner code. While the main advantage
is a more readable code, it also saves a few logic elements and increases the
maximum frequency the circuit is able to operate at, giving it more headroom.
4.3 Digital Sun Sensor (DSS2)
Sensor CPLD DAQADCAmplifier
x2
Figure 4.7: A block schematic of the DSS2 instrument.
Depicted in Figure 4.7 is a simple block schematic of the digital sun
sensor instrument. The current output of the PSDs four cathodes is amplified
through four transimpedance amplifiers to produce four voltage signals which
are digitized by four ADCs. The digital data streams are received by the
CPLD, which relays the serialized data to the DAQ-board (see Section 4.2).
This section will go through the requirements and considerations neces-
sary when choosing a suitable detector for the sun sensor instrument and the
reasoning behind the choices that have been made. A coverage of different
sensor technologies is also included.
Initially, it was planned to calculate the X and Y coordinates for the light
spot on the sun sensor instrument, but this proved to be too logic intensive
and could not be fitted on the CPLD. Processing of the data is therefore
done on the DAQ-board because of its inherent larger logic capacity.
4.3.1 Sensor Requirements
A two-dimensional sensor is beneficial since it permits easy calibration of off-
set, which can be caused by different factors, e.g. mechanical misalignment.
With a two-dimensional sensor the process of calibration and compensating
for a displacement in the measured center point can be done exclusively in
post processing, or in firmware if so desired, with no need to adjust the me-
chanics. Seeing as the attitude is only determined and cannot be controlled,
it is no actual need to compensate for offset and calibration in real-time.
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A more accurate compensation can be applied in post processing (see Sec-
tion 6.1.3).
Since the rocket spins at a maximal rate of 6 rps, the update rate has
to be at least 2160 Hz to achieve a 1◦ resolution of available measurements.
The sun sensor shall measure the X and Y coordinates for the sunlight at a
rate of 5787 Hz (see Section 4.2.5), which fulfills this demand.
The target resolution of the sun sensor is < 0.1◦ with an accuracy better
than 1◦. To attain the required accuracy the sensor needs an adequate reso-
lution to take full advantage of the sample rate. At nominal spin of 4 RPS,
the angular distance between measurements is 0.18◦ with a sample rate of
5787 Hz. The resolution required to detect the angular distance is found by
dividing the field of view by the required angular resolution. Given a field
of view of ± 60◦, the result is 120◦/0.18◦ = 666 points, which should be
achievable with most sensors.
The ability to measure the intensity of the light spot is desirable as it
enables the use of tresholding. By detecting intensities over a set level, actual
sun presence can be discriminated from less intense light sources.
4.3.2 Selection of light detector
Because of its ease of implementation, low cost and availabilty a pin-cushion
type PSD (as described in Section 3.2) was chosen. An advantage compared
to a CMOS or CCD device (as described in Section 3.2.2) is the reduced
demands for complex algorithms as the X and Y coordinates for the light spot
position can be calculated directly from the four current outputs. The sensor
chosen for this instrument is the Hamamatsu S5991, shown in Figure 4.8. It
is relatively cheap, has excellent linearity and the lead time was reasonable.
Figure 4.8: The Hamamatsu S5991 pin-cushion type PSD.
The specified position resolution for the S5991 is 1.5 µm (with a 0.2 mm
spot size), which implies a theoretical resolution of 6000x6000 discriminable
points. The resolution will most likely be significantly lower in practice, but
it should be more than adequate. The optimal pin-hole size calculated in
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Section 3.1.3 of 136 µm is exchanged for a 200 µm unit, to assure a large
enough spot-size.
An important disadvantage of using a pin-cushion PSD is the low sensi-
tivity of the device, which can be about 16 times lower than a duo-lateral
device. (Wang and Busch-Vishniac, 1989) This was not considered to be an
issue, as implementing a high-gain amplifier should not pose any problem.
The Hamamatsu S5991 has a typical rise time of 2 µs, when measuring
900 nm light, corresponding to a theoretical maximal readout rate of 500 kHz.
Rise time is specified with a 5 V reverse voltage, but the reverse bias used in
the system amounts to 1.4 V. A 1.4 V reverse voltage corresponds to a dark
current of 500 pA, as can be seen in Figure 4.10(a), which is reasonably low.
The anode is connected to 5 V, as this enabled a simple routing of power
for the circuits on the board. Biasing the PSD in photoconductive mode
leads to a larger dark current and thereby a larger shot noise, as seen in
Section 3.3.3. However, it offers the advantage of a decreased terminal ca-
pacitance (see Figure 4.10(b)). Less capacitance enables a faster response
time and will contribute to the overall stability of the circuit. Even though
the measurements are done at a relatively low frequency it is advantageous
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Figure 4.9: Spectral response of the Hamamatsu S5991 (Hamamatsu, 2007)
A filter can be added to the structure, as long as one takes it into account
when the X and Y coordinates are used to find the sun angle. As the PSDs
sensitivity is linearly decreasing below 900 nm it was deemed unnecessary,
as it should be a sufficient filter in itself. Visible light, e.g. most of the
reflections from the Earth, is thereby attenuated.
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It is worth noting that the first flight will be done with one DSS2 and
one DSS1. This will be a good test to see if the sensor works satisfactory
without a filter while still using the old system as a backup.
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Figure 4.10: Reverse voltage vs (a) dark current, (b) terminal capacitance
for the Hamamatsu S5991. (Hamamatsu, 2007)
As the sensor only receives a very small spot of light, a large dark current
may be very deteriorative to the measurements, significantly the reducing
dynamic range. This would have the most prominent effect on measurements
with a large angle as the photon energy received by the PSD will be lower than
when the light strikes it perpendicularly. Fortunately, the dark current is so
low that it won’t affect the measurements, as demonstrated in Section 3.3.3.
A two-dimensional CCD with a fast enough response seems to be non-
existent. The CMOS sensors that were fast enough were on the other hand
very expensive or difficult to implement (or both). Most of the products
found were very speciallized for a specific purpose.
4.3.3 Transimpedance Amplifier
As described in Section 3.3, the transimpedance amplifier places a negligable
load on the preceding circuit, which makes it a good choice for this applica-
tion. When used to amplify the current signals from the PSD, it has to be
stable when using a high gain and it should disturb the input signal as little
as possible.
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Choice of Operational Amplifier (Opamp)
When selecting an operational amplifier to use as a transimpedance amplifier
for such low levels it was important to find a model with very low noise and
bias. The OPA129 from Texas Instruments was chosen as this model provided
an especially low input current bias and noise. Using a model with higher
input current bias could potentially alter the measurements from the PSD
in an unpredictable way, as the electrodes of the detector are dependent of
each other.
As demonstrated in Section 3.3.3, the voltage noise will be a dominating
contribution to the total output noise. While both voltage and current noise
is important to consider, the current noise contributes less to the total output
noise of the system when the bandwidth of the system is low. The noise
calculations done in Section 3.3.3 are based on the actual values of the design
and are therefore real world values. As seen, the effect of the input voltage
noise is proportional to the feedback resistance by 1 + Rf/Rie. The opamp
also has a substrate connection for making guard rings on the inputs, but
this feature was not implemented as it was deemed an unnecessary increase
in PCB layout complexity.
An important point is to amplify the signal as much as possible within the
range of the ADC to maximize the dynamic range. A maximum output level
of 4.096 V was chosen, since this was the highest output voltage reference
that could be found with a 5 V supply (see Section 4.3.5). However, it was
later discovered that a 5.5 V voltage is required for the amplifier to produce
this level at the outputs, or exchanging the reference for a 3.3 V unit. This
is discussed further in Section 6.1.2.
The voltage reference is connected to the positive input of the amplifier,
which gives the transfer function in Equation (4.1). A disadvantage of doing
it this way is that the previous 5.5 V reverse bias of the PSD will be reduced
to 1.404 v, as the voltage on the input will carry directly over to negative
input. This was deemed a small problem, since a 1.404 V reverse bias is still
retained. If a higher reverse bias is desired, the circuit could be replaced by a
transimpedance amplifier followed by a differential amplifier with a reference
voltage.
Vout = 4.096 V − Iin ·Rf (4.1)
In the first revision of the design, a different ADC was used (see Sec-
tion 4.3.4) and its maximum input signal was ± 2.5 V. This version was also
supplied by a ± 12 V voltage, which increased the complexity of the power
net routing. See Appendix A.3 for a detailed coverage of the different design
revisions.
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Determining gain
The pin-cushion type PSD’s have low sensitivity and a high gain is necessary
to amplify the signals to an appropriate level.
As the inter-electrode resistance of the PSD may vary, in the range of
5-15 kΩ (typically 7 kΩ), between units, it can be hard to determine a gain
that will work with different units. The estimation of the correct gain thus
becomes a part of the calibration routine for the unit.
The output current of the PSD can be calculated as in Equation (4.2a).
Sunlight in space has an intensity of 1370 W/m2, the PSD has a sensitivity
of 0.6 A/W and it is covered by a 200 µm pinhole. The area of the pinhole
amounts to pi · r2 = 31.4 nm. When the output current is estimated, the
required gain is calculated in Equation (4.2b).




= 158.7 kdBΩ (4.2b)
Typically, a gain value of 158.7 kdBΩ is required in sunlight. The nearest
feedback resistor value, 150 kΩ, below this should be used.
If a 300 µm pin-hole were used, the estimation changes to:




= 70.5 kdBΩ (4.3b)
As seen from the noise calculation in Section 3.3.3, this would improve
the noise floor. It could however, become more susceptible to unwanted light
sources and the resolution might be reduced.
It is advisable to keep the gain 10% lower than the calculated value to
avoid saturating the voltage range.
Determining the feedback capacitor value
As the transimpedance amplifier is operated at a very high gain, it is prone
to oscillation. To stabilize the circuit, a sufficiently large capacitor is needed
in parallel with the feedback resistor.
A common approximation is:
CF ∗Rf = Cin ∗Rin (4.4)
meaning that when Rin = Rf , the feedback capacitor, CF , should be of the
same size as the input capacitance.
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According to Westerman (2007), an appropriate value can be calculated








where Cin = CJ + CCCM , which are the capacitance of the diode and the
common mode input capacitance of the opamp.
In the OPA129, the input capcitance is 2 pF. With 5 V reverse bias,
the Hamamatsu S5991 PSD has a terminal capacitance of 500 pF. The Gain






2pi1 MHz · 150 kΩ = 19.4 pF (4.6)
With a feedback capacitor, the output voltage Vo becomes:
Vo = −Iin ∗ Rf
1 + sCFRf
(4.7)
And a pole is inserted at fp = 12piRfCF , which stabilizes the circuit.
For low frequencies the output voltage can be calculated without taking
the feedback capacitor into account, as in Equation (3.8) (VO = −Iin ∗RF ).
More in-depth information about this can be found in Westerman (2007).
4.3.4 Analog to Digital Conversion
An ADC (Analog to Digital Converter) is an electronic circuit that digitizes
an analog signal (usually a voltage signal).
Assuming the maximum number of points the sensor would be able to
discriminate is 6000, a minimal resolution of 13 bits (213 = 8192) would be
necessary. The reference biasing the transimpedance amplifier leads to an
output of maximally 4.096 V.
In the first revision of the design, the AD7894-3 from Analog Devices was
chosen. This is a 14-bit Successive Approximation Register ADC with an
input voltage range of ± 2.5 V and a conversion time of 5 µs. It required
an external 2.5 V reference to function correctly. Interfacing of the device is
done with a simple serial protocol.
A successive approximation register (SAR) type ADC digitizes the analog
signal by comparing the signal Vin to the output signal of an internal DAC.
An internal sample-and-hold circuit acquires the magnitude to be digitzied
and effectively freezes the signal while the conversion is executed. The output
4.3. DIGITAL SUN SENSOR (DSS2) 45
value of the internal DAC is altered by adding to or substracting from half
of the remaining voltage range. In essence this means that first comparation
is made with 0.5*max and then 0.25 is added or substracted to the DACs
value, then 0.125 is added/substracted and so on. The digital value for the
final output value of the DAC is returned as the result.
The Sigma-Delta (Σ∆) type converter could also be a good choice, but
it is not worth the extra expense for this design. In comparison to a SAR
ADC, which takes a snapshot of the signal, the resulting digital value from a
Σ∆ device is based on averaging of the input signal over several clock cycles
and is therefore less time deterministic. Averaging the signal does give some
advantages with regards to noise, as the averaging will eliminate most of the
noise. The intrinsic anti-aliasing properties of the Σ∆ architecture would
be the most desirable functionality in this case, but as seen in Section 4.3.4
it isn’t needed. These considerations are, for the most part, also valid for
oversampling SAR ADC’s. As the averaging done by these types of ADCs
will reduce the time determinism, it was chosen to use the regular SAR type.
Flash ADC was not considered as this architecture is only used for very
high performance ADC’s and they are very expensive compared to SAR and
Σ∆. Counting ADC was never considered either as they are only suited
for low speed applications. The excellent high resolution properties of this
architecture is not needed for this design either.
For the second revision, the AD7680 was implemented. It is about half
the size, it’s about 40% cheaper, the voltage range spans from 0 to VDD,
5 V, with VDD as reference. The conversion time is controlled by SCLK, the
serial clock from the CPLD, with a maximal frequency of 2.5 Mhz. In the
normal mode of operation it takes 20 clock cycles to complete a conversion
(see Figure 4.11(b)), but the result can be read from the register after 4
clock cycles. Interfacing the device is resultingly very simple leading to a
less complex logic design. This is very advantageous with regards to future
maintainability and further development.
The AD7680 is a 16-bit device with a maximal sampling frequency of
100 kSps, which is much higher specifications than what is actually needed.
As this is a 16-bit device, the voltage corresponding to an LSB is 76.29 µV
(5 V/216), or 83.92 µV with 5.5 V supply. This is above the highest noise
floor, 54.57 µV , calculated for the system, as seen in Section 3.3.3. As only
13 bits of resolution is needed, and the top bit is halved by selecting a voltage
level lower than the maximum input, it would requrie more than two LSBs
(168 µV ) to influence the measurement. The noise is therefore negligable.
When communicating with the ADC it was necessary to use the 3.3 V
LVCMOS output standard on the Max V. As the minimum high-level output
voltage (VOH) is VCCIO − 0.2 V for this standard it is barely inside the
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FEATURES 
Fast throughput rate: 100 kSPS 
Specified for VDD of 2.5 V to 5.5 V 
Low power 
3 mW typ at 100 kSPS with 2.5 V supply 
3.9 mW typ at 100 kSPS with 3 V supply 
16.7 mW typ at 100 kSPS with 5 V supply 
Wide input bandwidth 
86 dB SNR at 10 kHz input frequency 
Flexible power/serial clock speed management 
No pipeline delays 
High speed serial interface 
SPI®/QSPI™/μWire/DSP compatible 
Standby mode: 0.5 μA max 
6-Lead SOT-23 and 8-Lead MSOP packages 
APPLICATIONS 
Battery-powered systems: 
Personal digital assistants 
Medical instruments 
Mobile communications 
Instrumentation and control systems 
Remote data acquisition systems 
High speed modems 
Optical sensors 

















Table 1. MSOP/SOT-23 16-Bit PulSAR ADC 
Type/kSPS 100 kSPS 250 kSPS 500 kSPS 
True Differential AD7684 AD7687 AD7688 
Pseudo Differential AD7683 AD7685 AD7686 
Unipolar AD7680   
 
GENERAL DESCRIPTION 
The AD7680 is a 16-bit, fast, low power, successive 
approximation ADC. The part operates from a single 2.5 V to 
5.5 V power supply and features throughput rates up to 100 kSPS. 
The part contains a low noise, wide bandwidth track-and-hold 
amplifier that can handle input frequencies in excess of 7 MHz.  
The conversion process and data acquisition are controlled 
using CS and the serial clock, allowing the devices to interface 
with microprocessors or DSPs. The input signal is sampled on 
the falling edge of CS and the conversion is also initiated at this 
point. There are no pipeline delays associated with the part. 
The AD7680 uses advanced design techniques to achieve very 
low power dissipation at fast throughput rates. The reference for 
the part is taken internally from VDD, which allows the widest 
dynamic input range to the ADC. Thus, the analog input range 
for this part is 0 V to VDD. The conversion rate is determined by 
the SCLK frequency.  
PRODUCT HIGHLIGHTS 
1. First 16-bit ADC in a SOT-23 package. 
2. High throughput with low power consumption. 
3. Flexible power/serial clock speed management. The 
conversion rate is determined by the serial clock, allowing 
the conversion time to be reduced through the serial clock 
speed increase. This allows the average power consumption 
to be reduced when a power-down mode is used while not 
converting. The part also features a shutdown mode to 
maximize power efficiency at lower throughput rates. 
Power consumption is 0.5 μA max when in shutdown. 
4. Reference derived from the power supply. 
5. No pipeline delays. 
This part features a standard successive approximation ADC 
with accurate control of the sampling instant via a CS input and 
once-off conversion control. 
 
(a) Functional block diagram
AD7680 
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MODES OF OPERATION 
The mode of operation of the AD7680 is selected by controlling 
the (logic) state of the CS signal during a conversion. There are 
two possible modes of operation, normal and power-down. The 
point at which CS is pulled high after the conversion has been 
initiated determines whether or not the AD7680 enters power-
down mode. Similarly, if the AD7680 is already in power-down, 
CS can control whether the device returns to normal operation 
or remains in power-down. These modes of operation are 
designed to provide flexible power management options. These 
options can optimize the power dissipation/throughput rate 
ratio for differing application requirements. 
NORMAL MODE 
This mode provides the fastest throughput rate performance, 
because the user does not have to worry about the power-up 
times with the AD7680 remaining fully powered all the time. 
Figure 16 shows the general diagram of the operation of the 
AD7680 in this mode.  
The conversion is initiated on the falling edge of CS as described 
in the  section. To ensure that the part remains 
fully powered up at all times, 
Serial Interface
CS must remain low until at least 
10 SCLK falling edges have elapsed after the falling edge of CS. 
If CS is brought high any time after the 10th SCLK falling edge, 
but before the 20th SCLK falling edge, the part remains 
powered up, but the conversion is terminated and SDATA goes 
back into three-state. At least 20 serial clock cycles are required 
to complete the conversion and access the complete conversion 
result. In addition, a total of 24 SCLK cycles accesses four 
trailing zeros. CS may idle high until the next conversion or 
may idle low until CS returns high sometime prior to the next 
conversion, effectively idling CS low. 
Once a data transfer is complete (SDATA has returned to three-
state), another conversion can be initiated after the quiet time, 






























Figure 4.11: The AD7680. (Analog Devices, 2011)
specifications of the ADC. The minimum high-level input voltage of AD7680
with VDD = 5 V is 2.8 V. A potential problem with this ADC is the fact
that the logic high output voltage also follows the supply voltage, meaning
it can deliver a 5 V output at logic high. Current reducing resistors are
placed between the ADC outputs and the input of the CPLD and the internal
clamp diodes of the CPLD are activated. The source and sink current of the
device are not especially high, at 200 µA, compared to the CPLD, at 8 mA.
Therefore it should not be any risk of overloading the input of the CPLD,
but the resistors are still added for safety measures.
Anti-alias and HF noise filtering
The nature of the measurements done by the sun sensor renders an anti-alias
filter unnecessary. As the sun angle is calculated from snapshots of the sensor
data, it is irrelevant if the waveform can be represented at a later time. Any
filt ring for alias problems has therefore not been implemented and this is
one of the reasons that the Sigma-Delta type ADC’s oversampling operation
wasn’t considered an advantage.
There is still a possibility of higher frequency noise entering the system.
An optional passive RC-filter has been implemented, as recommended by
Analog Devices (2011), to reduce the likelyhood of this disturbing the mea-
surements. By choosing a cut-off (-3 dB) frequency of 15 kHz, the attenuation
at 5787 Hz is negligable.
The combination of this passive filter and the active filter formed by the
feedback capacitor, CF , in the amplifier effectively realizes a two poled low
pass filter. Adding to this, capacitance in the PSD’s terminals, the inputs
of the ADC and the wiring will all attenuate higher frequencies to a degree,
but are in practice negligable in comparison to the two-pole filter.
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4.3.5 Voltage reference
A voltage reference is used to bias the transimpedance amplifiers, to get
a positive signal on the outputs. In the first revision of the design, two
ADR3425 2.5 V references was used as the ADC of the first revision required
an external reference. When the voltage range used in the system was altered,
from 0-2.5 V to 0-4.096 V, it was necessary to choose a different reference.
The ADR3440 4.096 V voltage reference from Analog Devices was selected,
as it is a direct replacement for the ADR3425, except for the output voltage
level. This voltage level, 4.096 V, was chosen because it was the highest




















Figure 4.12: Logic schematic of DSS2.
The logic implemented in the sun sensor has a very simple job. It collects
the data from the four ADC’s, inverts the results and sends them to the DAQ
via UART (RS-422). The rate of which the measurements are conducted
is controlled by a control line from the DAQ, which is set high when new
measurements are required.
The CPLD chosen for the task is an Altera Max V with 1270 logic ele-
ments in a TQFP-144 package. While this is a large package, it was chosen
for the ease of debugging and mounting. The initial plan was also to fit the
calculations of X and Y in the CPLD. It was not possible to fit the calcula-
tions on the CPLD if adequate accuracy were to be achieved, as the dividers
require copious amount of logic elements. An even larger CPLD would be
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needed in that case. Because of this, the calculations are fitted on the FPGA
of the DAQ.
To implement the algorithm, fixed point arithmetic has been chosen.
Fixed point representation works by assigning a fixed number of bits before
and after the decimal point. It is crucial to know this ratio when decoding
it.























Figure 4.13: Power distribution network for the DSS2-board.
Two TI TPS717 low dropout regulatorors are used to source the 1.8 V
and 3.3 V voltages. They are described in Section 4.2.2. All 5 V components
are powered directly by the DAQ-board, filtered at the input by a single
10 µF capacitor. The power supply network is illustrated in Figure 4.13.
To supply the negative voltage (-5 V) for the amplifiers, a TI TPS60403
voltage inverter is employed. Since the output voltage of the amplifier never
passes below 0 V, the current load is very low and an inverter was therefore
an acceptable choice. With a output filter capacitor of 1 µF, the ouput
ripple is specified to 15 mVpk−pk at 5 mA output current. The high switching
frequency of the TPS60403 (typ. 250 kHz) makes it easy to filter and it
should have a negligable effect on the total noise. Practical measurements of
the noise are presented in Section 6.3.2, which reveal that this assumption
was incorrect.
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4.4 Rate gyro
The Sensonor STIM210 gyroscope module is chosen for this system. It is
temperature compensated and calibrated from the manufacturer, and has a
very low drift. This should ensure correct measurements, even when experi-
encing fluctuating temperatures. The measurement principle is described in
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1 FEATURES 
o Miniature package 
o Low noise 
o Low bias instability 
o Excellent performance in vibration and shock environments 
o 1, 2 or 3 axes offered in same package 
o Electronically calibrated axis alignment 
o Single-crystal silicon technology 
o No intrinsic wear-out effects 
o Insensitive to magnetic fields 
o Full EMI compliance 
o Digital interface, RS422 
o Fully configurable:  
o 5 different sample rates 
o 5 different bandwidths 
o LP filter -3dB frequency can be set individually 
for each axis 
o RS422 protocol, bit rate and line termination 
o Selectable output unit: angular rate [deg/s], 
incremental angle [deg], average angular rate 
[deg/s] or integrated angle [°] 
o External Trigger input and Time Of Validity output to 
enable synchronization 
o Continuous self-diagnostics 
 
 
2 GENERAL DESCRIPTION 
 
STIM210 is a cluster of 1, 2 or 3 high accuracy MEMS-based 
gyros in a miniature package. Any configuration of axes can be 
provided. Each axis is factory-calibrated for bias, sensitivity and 
compensated for temperature effects to provide high-accuracy 
measurements in the temperature range -40°C to +85°C. The unit runs off a single +5V supply. 
 
STIM210 communicates via a standard high-level RS422 interface. The use of a 32 bit RISC ARM microcontroller 
provides flexibility in the configuration, like choice of output unit, sample rate, LP filter -3dB frequency and RS422 bit-
rate and protocol parameters. All configurable parameters can be defined when ordering or set by customer. 
 
When STIM210 is powered up, it will perform an internal system check and synchronise the gyros. As an 
acknowledgement of the complete power-up sequence, it will provide special datagrams containing data, like part 
number, serial number, number of active axis and configuration parameters as mentioned above. STIM210 will then 
automatically proceed to provide measurement data. Connect power and STIM210 will provide accurate gyro 
measurements over the RS422 interface without any interaction with the device. 
 
The measurement data is transmitted as packages of data on a fixed format (datagram) at intervals given by the 
sample rate. The datagram is in binary coded format in order to have an efficient transfer of data. In addition to the 
measurement data itself, the datagram contains an identifier, a status byte and a CRC (Cyclic Redundancy Check) 
byte to provide high degree of fault detection in the transmissions. The status byte will flag any detected errors in the 
system. 
 
For more advanced users, the gyro may be put in Service Mode. In this mode all the configuration parameters can be 
intermediately or permanently changed by overwriting the current settings in the flash memory. In Service Mode the 
commands and responses are in a human readable format; to enable the use of terminal-type software during typical 
product integration. Service Mode also provides the ability to perform single measurements, perform diagnostics and 


























































Figure 2-1: STIM210 FUNCTION BLOCK DIAGRAM 
Sensonor AS 
Phone: +47 3303 5000 - Fax: +47 3303 5005  
sales@sensonor.no  www.sensonor.com 
(38.6mm x 44.8mm x 21.5mm) 
Figure 4.14: A block schematic of the STIM210. (Sensonor, 2013)
Compared to the old gyroscopes, it is much smaller and lighter. The
STIM210 measures 39x45x22 mm and weighs 52 grams.
Being a readily manufactured module saves a lot of assembly and calibra-
tion time. Having all 3 axes made on a single chip will also give much better
control of misalignment errors, compared to individual gyro chips mounted
on different PCBs. In the ICI-4 rocket the gyro will be placed on top of the
UiO st ck (see Section 5.2) in the middle f the rocket.
The STIM210 unit has a built-in RS-422 interface, which is used to trans-
mit the rate and temperature measured. A status byte is transmitted with
each dataset, which contain the results of the con i u us self-diagnostic of
the unit. In this design the status byte is transmitted to the encoder as
housekeeping data, but the implementation of logic to check if the gyro is
operational should be effortless to implement. As the gyro has a separate
reset input, the DAQ could be programmed to trigger a reset of the module
if required.
The maximal sample rate of th STIM210 is 2000 SPS, and it can be set
to sample and transmit data continuously or to rely on an external trigger
signal from the DAQ. A continuous sampling of 2000 SPS is used in this
thesis.
The only processing that needs to be done before sending the gyro data
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to the telemetry encoder is to convert the 24-bit 2’s complement value to a
16-bit value. As the 16 MSBs actually have a 1’s complement representation
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Figure 7-2: Pin configuration as seen from front of STIM210 
 
 
Table 7-2: Pin descriptions 
Pin# Label Type Description 
  1 TxD- OUTPUT RS422 negative output 
  2 RxD- INPUT RS422 negative input 
  3 TST OUTPUT Test pin: Do not connect 
  4 TOV OUTPUT Time of Validity (if not in use, leave floating) 
  5 NRST INPUT Reset (if not in use, connect to VSUP or leave floating) 
  6   Not connected 
  7   Not connected 
  8 VSUP SUPPLY Power supply (+5V) 
  9 TxD+ OUTPUT RS422 positive output 
10 RxD+ INPUT RS422 positive input 
11 ExtTrig INPUT External trigger (if not in use, connect to VSUP or leave floating) 
12 GND INPUT Test pin: Connect to ground (0V) 
13 GND INPUT Test pin: Connect to ground (0V) 
14   Not connected 
15 GND SUPPLY Power ground (0V) 
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Figure 7-2: Pin configuration as seen from front of STIM210 
 
 
Table 7-2: Pin descriptions 
Pin# Label Type Description 
  1 TxD- OUTPUT RS422 negative output 
  2 RxD- INPUT RS422 negative input 
  3 TST OUTPUT Test pin: Do not connect 
  4 TOV OUTPUT Time of Validity (if not in use, leave floating) 
  5 NRST INPUT Reset (if not in use, connect to VSUP or leave floating) 
  6   Not connected 
  7   Not connected 
  8 VSUP SUPPLY Power supply (+5V) 
  9 TxD+ OUTPUT RS422 positive output 
10 RxD+ INPUT RS422 positive input 
11 ExtTrig INPUT External trigger (if not in use, connect to VSUP or leave floating) 
12 GND INPUT Test pin: Connect to ground (0V) 
13 GND INPUT Test pin: Connect to ground (0V) 
14   Not connected 
15 GND SUPPLY Power ground (0V) 
 
 





Figure 7-3: Definition of axes 
 
(b)
Figure 4.15: Pinout of the connector on the STIM210 gyro and relation of
the gyro axes. (Sensonor, 2013)
On the rocket the maximal rotational speed is usually up to about 2160◦/s.
As the regular version of the STIM210 has a full-scale resolution of ±400◦/s,
a specially modified version was ordered. This version has a full-scale reso-
lution of ±2000◦/s on the Z-axis, linearly to ±1800◦/s. The X and Y axes
are unmodified. As the rocket rarely reaches more than 4.5 RPS it should
not be a problem that the maximal resolution is ±2000◦/s.
4.5 External Magnetometer
Figure 4.16: The External Magnetometer.
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An external PCB with 6 magnetometers is placed on a boom outside the
rocket, communicating with the DAQ by LVDS at a rate of 115200 bps. It
is designed by Halvor Strøm and Roar Danielsen at the ELAB, Dept. of
Physics, University of Oslo.
The magnetometer used on the DAQ-board, the Honeywell HMC5983, is
also employed in this instrument. Equipped with a small CPLD, it is capable
of delivering a serialized stream to the DAQ.
4.6 PCB design
Two prototype PCBs has been produced as part of this thesis, one for the sun
sensor and one for the DAQ. This section covers some of the most important
principles of PCB design. Design choices made when designing the two PCBs
are explained and the signal and data flow of the boards are illustrated. The
layout of the DAQ PCB is pictured in Figure 4.18 and Figure 4.19, and the
DSS2 PCB is pictured in Figure 4.20 and Figure 4.21.
Complete PCB layouts are found in Appendix A.1 and Appendix A.2
with a summary of the design revisions included in Appendix A.3.
4.6.1 Component placement
To reduce noise emission and interference, careful consideration should be
given to component placement. All wires should be as short as possible,
especially those connecting drivers with short rise times and high current
capabilites.
Oscillators are large emittors of noise and should be placed as far as
possible from analog components, connectors and other sensitive circuits. It
is crucial to reduce the length of the clock wiring, as it may be the most
instense source of emission on the board, if not accounted for.
Grødal (1997) recommends designing the layout with the analog and dig-
ital components separated to minimize interference. If this is done properly,
emitted noise from the digital components will have little effect on the analog
components.
4.6.2 Ground planes
A ground plane guarantees a relatively clean ground signal (0 V) for all
components in the circuit. According to Grødal (1997), a noise reduction of
10-20 dB is achieved solely by the addition of a ground plane in four layer
PCBs compared to two layer cards.
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Another immediate effect of adding a ground plane is a slight increase
in capacitance between signal wires and ground. While this may have the
disadvantage of limiting very high frequency signals, it is usually an advan-
tage. The added capacitance to ground will reduce the parasitic capacitance
between conductors, leading to a reduction in crosstalk. (Grødal, 1997)
The ground plane is actually acting like a shield, which can be utilized
for several purposes, e.g. shielding of sensitive components on one side from
noisy components on the other like on the DSS2 (see Section 4.6.5). By
placing an additional ground plane on the top or bottom layer, shielding
around the signal wires is formed, reducing cross-talk and possibly adding
some protection from external noise as well.
As digital devices in general produce more noise than analog components,
an often used approach is to split the ground plane in digital and analog
ground. This is usually done by splitting the ground plane in two separate
planes, with only a narrow connection between the parts. While this may help
reduce noise in the analog domain in some cases, the actual benefits of this
technique are much debated. One of the main problems is to predict where
the return currents will go. If a signal wire crosses the split, the return current
might take "the long route home", which may lead to increased interference.
Because of the unpredictable nature of a split ground plane, it has been
chosen to not do this in these layouts. It’s a better choice to reduce noise by
separating digital and analog components. (Grødal, 1997)
4.6.3 Bypass capacitors
Bypass capacitors are used for two reasons: to keep the circuit functioning
correctly and to increase the noise immunity of the system.
Bypass capacitors are needed for digital circuits to function correctly
because of the way a digital circuit operates. When the output stage of a
digital circuit switches value it results in a short circuit current, giving a dip
or peak in the current draw of the circuit. This leads to transients in the
supply voltage, which, if not attended to, can lead to a voltage deviation
in the output of the circuit. A large enough voltage deviation in an output
stage might mean that the receiving circuit will receive something different
than what was sent. In the worst case it might also lead to a circuit freezing
up and simply not operating.
It’s obvious that this can be a significant problem. The solution is, how-
ever, quite simple. By adding a capacitor between the leads to ground and
the power supply, most of the transient can be eliminated by the capacior
discharging (filling a dip) and charging (smoothing a peak). As the frequen-
cies best coupled by the capacitor is inversely proportional to the capacitance
4.6. PCB DESIGN 53
it is often neccessary to use different values of capacitors in parallel.
As there are no ideal capacitors in the real world, it may be necessary
to place several capacitor values in parallel to filter a broader span of noise
frequencies. The packaging of the capacitors has some stray inductance,
which will cause a rise in the impedance of the bypass connection at higher
frequencies. This means that it will only conduct the noisy current surges at a
certain frequency span, above which the bypass capacitor no longer provides
a low impedance. If different sizes of capacitors are connected in parallell
their combined attentuations will "add up" and create a wider frequency
span of safely decoupled dips and peaks. It may also be necessary to choose
different capacitor packages to achieve this, like 0603 and 0402, which have
different inductive properties. (Bogatin, 2004)
The choice of capacitor material is also an important consideration, as
different types have differing characteristics that make them suitable for dif-
ferent uses. A tantalum capacitor is often used due to its high capacitance
per volume, low ESR and leakage. They are also rated for higher operat-
ing temperatures than other electrolytic capacitors. For smaller circuits with
more limited current impulse demands, ceramic capacitors are normally used.
A usual default value when there aren’t any specific demands is ∼100 nF.
While there are differing opinions on how the bypass capacitors should
be connected, it has been chosen to use the approach of Grødal (1997). This
approach is basically to connect both the power and ground signals through
the terminals of the bypass capacitor, to generate the correct current loop
as seen in Figure 4.17. Care must be taken so that the vias don’t connect
to the power and ground planes on both sides, if the capacitor is connected
through vias.
Further reading on the subject can be found in Grødal (1997) and Bogatin
(2004).
4.6.4 Layout of the DAQ PCB
The PCB layout of the DAQ is pictured in (Figure 4.18(a)). It is designed
with modularity in mind, as can be seen in the pictures, where related com-
ponents are grouped together in modules. Placing the components in this
manner reduces interference between different parts of the circuit, but it will
also result in a simplified debugging process. As the signal flow can be fol-
lowed by visual inspection, the circuit schematics won’t have to be consulted
for every part of the design. All the power and ground routes are placed on
the bottom layer of the PCB and most of the signals are routed on the top
layer.
The modularity of the design should help facilitate future updates to the
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When placing bypass capacitors, the main goal is to obtain a cleanest
possible ground. This gives a requirement to place the bypass as close to
the ground connection as possible (see Figure 5.22). The optimal solution
is to route the power and ground distribution such that power and ground
connections enter the pad on the bypass capacitor on one side, and exits on
other side. This ensures that no current can go around the capacitor. In this
work this "rule" had to be circumvented for the CPLD’s bypass capacitors.
Because the CPLD has a very large number of I/O lines the capacitors had
to be placed on the back side of the PCB, in order to maintain sufficient
routability of the PCB. Due to problems with the Cadstar PCB design tool
the second via to the capacitor pad, which is needed for a theoretically cor-
rect connection, was automatically removed. All other components besides
the CPLD have bypass capacitors placed in correspondence to the correct
placement as described by Grødal (1997) and reviewed in this section. This
means that the bypass capacitors are placed as close to the ground connection
pin as possible, as shown in Figure 5.22.
(a) Wrong placement (a) Correct placement
Figure 5.22: IC placement, as described in Grødal (1997). Because of the
inductance in every conductor, a voltage difference in the conductor will
occur in case of transient currents. Therefore, the conductors have to be as
short as possible. In (a) the voltage variation on Vcc will be zero, while the
voltage variation will occur on ground. In (b) the noise from the transient
currents will occur on Vcc, while ground stays "clean")
(a) Wron connection
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When placing bypass capacitors, the main goal is to obtain a cleanest
possible ground. This gives a requirement to place the bypass as cl se o
the ground connect on as possible ( ee Figure 5.22). The o timal solution
is to route the powe a ground distribution such that power and ground
connections enter the pad on the bypass capacitor on one side, and exits on
other side. This ensures that no current can go around the capacitor. In this
work this "rule" had to be circumvented for the CPLD’s bypass capacitors.
Because the CPLD has a very large number of I/O lines the capacitors had
to be placed on the back side of the PCB, in order to maintain sufficient
routability of the PCB. Due to problems with the Cadstar PCB design tool
the second via to the capacitor pad, which is needed for a theoretically cor-
rect connection, was automatically removed. All other components besides
the CPLD have bypass capacitors placed in correspondence to the correct
placement as described by Grødal (1997) and reviewed in this section. This
means that the bypass capacitors are placed as close to the ground connection
pin as possible, as shown in Figure 5.22.
(a) Wrong placement (a) Correct placement
Figure 5.22: IC placement, as described in Grødal (1997). Because of the
inductance in every conductor, a voltage difference in the conductor will
occur in case of transient currents. Therefore, the conductors have to be as
short as possible. In (a) the voltage variation on Vcc will be zero, while the
voltage variation will occur on ground. In (b) the noise from the transient
currents will occur on Vcc, while ground stays "clean")
(b) Right connectio
Figure 4.17: Placement of bypass capacitors, as decribed in Grødal (1997).
Figure taken from Bekkeng (2009).
design, e.g. a common power supply for the UiO-stack (Section 5.2). The
common power supply will most likely be connected where the magnetome-
ters are placed in this version, bu they are easily moved and tated 90◦ in
the CADStar software. It is then only a matter of "connecting the dots", i.e.
routing the signals ends to the FPGA once more.
The control signals for the Sensonor STIM210 (Reset, Time of Validity
and External Trigger) are routed in the bottom layer. Using the bottom
layer was deemed the best option, as placing the signals in the top layer
would make the routing very tight. It can be seen in the route of the bottom
layer in Figure 4.19 that the 3.3 V power plane (which covers the bottom
layer) is fractioned because of this. As the only components located in and
drawing current from the lower fraction is an LVDS driver and the external
magnetometer, the effects of this should be minimal. These components
have very low power consumption, and the currents going through the plane
should not be large enough to cause any real problems. Routing the signals in
the power or ground planes could make much bigger problems, as the more
power hungry RS-422 drivers might create more noise or potentially large
ground loops.
To increase the shielding capabilities of the ground planes, the power
planes are recessed from the edges of the ground plane by a distance equal
to 20 times the spacing between the planes. (Ott, 2011)
The complete schematics and PCB layout for the DAQ are found in Ap-
pendix A.1.













(b) The data flow on the DAQ PCB.
Figure 4.18: The modules and data flow of the DAQ PCB.
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Figure 4.19: The bottom side of the DAQ PCB.
4.6.5 Layout of the DSS2 PCB
The routing on the DSS2 PCB is done in a similar manner. To reduce
interference, the sensor and amplifiers are placed on the top layer and the
ADCs and CPLD are placed on the bottom. As only one of the IO-banks of
the CPLD has clamp diodes, both of the RS-422 drivers had to be connected
to the same bank. To work around this limitation, the drivers were placed
on opposing layers of the board. This makes a short route to the drivers
possible.
To reduce the analog signal conductor length, the output signal from the
amplifier is wired to a via very close to the output. The ADC is connected
close to the via on the other side of the board, only separated by a passive
RC-filter. This very short track should reduce noise pickup well.
The power planes for the 3.3 V and -5 V supplies of the DSS2 are routed
very visibly on the top layer of the PCB. Power planes for 1.8 V and 5 V is
routed in the same pattern in the internal power layer. If signals are routed
across the splits between the power planes, an interrupted return current
path will be created. This would increase the noise emission of the board.
To reduce emitted noise, the ground planes covers the board almost all
the way to the edge, while the power planes are constrained further in. This
improves the shielding. (Ott, 2011)








(a) Modules on the top side of DSS2 PCB.







(b) Modules on the bottom side of DSS2 PCB.
Figure 4.20: The modules of the DSS2 PCB.
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(a) Signal flow on the top side of DSS2 PCB. The current signal from the
PSD (in red) is routed to the amplifier input and the output voltage signal
(in orange) is passed through a via to the bottom layer.
(b) Signal flow on the bottom side of DSS2 PCB. The voltage signal passes
through a LF-filter and is digitized by the ADC, which sends the digital
signal (in yellow) to the CPLD. After minor processing, the CPLD sends
the data stream (in blue) to the RS-422 driver, which transmits the stream
differentially (in green) to the DAQ.
Figure 4.21: The signal flow of the DSS2 PCB.
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While there are no signals crossing the split on the analog side of the
board, all the terminals of the CPLD are located directly above it and may
thus be affected. Although the current levels are small, the bottom side of
the board is covered by a ground plane to add decoupling of this noise source.
This will also decouple noise from the voltage inverter, as it is located in the
middle of the ground plane.
The PCB will be oriented with the PSD down and the PSD is placed in
such a way that the X-axis of the PSD is the vertical axis of the sun sensor.
The complete schematics and PCB layout for the DSS2 are found in
Appendix A.2.
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Chapter 5
Mechanical Design
This chapter details the mechanical design for the intrument boxes and cali-
bration fixtures. All the enclosures are made in 7075 space-grade aluminium.
5.1 DSS2
Figure 5.1: Front view of the DSS2 enclosure.
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The sun sensor box, seen in Figure 5.1 and Figure 5.2, was designed by
staff engineer Sverre Andre Hegg at the Instrumental Workshop, Dept. of
Physics, UiO.
Distance from the PCB to the box bottom is 3.4 mm, because of a miscal-
culation in the early development of the instrument. This will be decreased
in a later unit to the requried 2.6 mm.
Figure 5.2: Rear view of the DSS2 enclosure.
5.2 DAQ and the complete UiO-stack
The enclosure for the DAQ, as seen in Figure 5.3 were designed by staff
engineer Sverre Andre Hegg at the Instrumental Workshop, Dept. of Physics,
UiO. This version has special connectors that are used by the DAQ in this
thesis. Figure 5.4 depicts the complete UiO-stack, which will contain all the
instruments and the gyro mounted on top.
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Figure 5.3: The DAQ enclosure, depicted with a simplified board model.
Figure 5.4: The complete UiO instrument stack.
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5.3 Gyro mounting
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Table 7-1: Mechanical specifications 
Parameter Conditions Min Nom Max Unit Note 
WEIGHT   52  grams  





CONNECTOR       
Type  Micro-D   
Number of pins   15    
Contact type   female    
Contact manufacturer  Axon‟ Cable SAS   
PLUG     
Proposed plug to fit connector  Axon MDA 2 15 P   
Proposed cover to fit plug For best EMI performance Axon micro-D EMI backshell   
FIXATION BOLTS  M4   
  ISO 4762 / DIN 912   









7.1 Mechanical dimensions 
 
All dimensions are in mm. 
 
Figure 7-1: Mechanical dimensions 




Before the measurements can be used, the accuracy must be verified. This
section covers the calibration and verification process, and the results of this.
As the system has not been launched yet, there are no flight results to
present.
Measurements of the noise level in the system is also included, as it is
important to find weak points in the design. If a part of the circuit is noisy,
it may degrade maximum performance and reliability. It is important to find
any such issues, so they can be fixed in the future.
6.1 DSS2 Verification
This section covers verification and calibration of the sun sensor. Results of
the tests and a description of the measurement setup is also provided.
6.1.1 Calibration setup
A prototype calibration fixture was constructed by head engineer Thor Arne
Agnalt at the Instrumental Workshop, Dept. of Physics, UiO. The require-
ment for the fixture is that the pinhole stays centered when the box is rotated
and tilted. Done this way, the measurements can be used to predict real world
behaviour.
A SmartMotor, from Animatronics, is used to control the tilt of the sun
sensor. The horizontal rotation is controlled by a rate table from Ideal Aero-
smith, which the structure is mounted on top of.
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The light source is a 55 W car headlight. Since the sun sensor utilizes
the pinhole camera principle, the homogenity the light source is a bit less
important as it has to pass through the small pinhole. However, a better
light source should be used in the future to get more accurate measurements,
e.g. a laser with a beam expander or an integrating sphere. Ideally, a point-
source at infinite distance with an angular radius of 0.53◦ should be used,
since this is the size of the sun seen from the measurement point in space.
However, this is difficult to achieve. The initial tests were made with a laser,
but it proved difficult to hit the pinhole correctly as the spot was very small.
Because of this, the laser was substituted for the headlight.
Together with misalignment of the test setup, the light source is the
largest error source as its light is largely uncontrolled. Inaccuracies in the
servo and the rate table are also contributing to the error.
Figure 6.1: The complete test and calibration setup. The power supplies
power the sun sensor and the servo, while the rate table is controlled by a
separate servo controller.
A LabView Virtual Instrument (VI) controls the testing process. A
screenshot of the LabView Virtual Instrument (VI) is included in Appendix D.2
This is a modified and stripped version of the routine used by Bang (2013).
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The VI makes the servo tilt the sun sensor from −60◦ to 60◦ in 0.4◦ incre-
ments. For each increment in the tilt angle of the servo, the rate table rotates
from −60◦ to 60◦ with 1◦ increments.
Figure 6.2: The test and calibration fixture mounted on the rate table.
Calculations and visualization of the characteristic curves are done with a
Matlab script (made with assistance from Bang (2013)), which produces the
plots in Section 6.1.3. The displacement and distortion of the measurements
can be read directly from the results, making compensation in post processing
realizable with little required effort.
The Matlab code used is found in Appendix C.2.
6.1.2 Characterization of the input stage
When the first measurements with the car headlight were made, it quickly
became evident that something was not working as intended. After debug-
ging the system, it was found that the ± 5 V supply for the opamp was
0.5 V too low to reproduce the 4.096 V output. The opamp was operating
in saturation until the input signal was large enough, as can be seen in Fig-
ure 6.5. The OPA129 used in this design is not a rail-to-rail model, and will
therefore require a higher supply voltage than the output voltage. A log of
the debugging is included in Appendix D.1.
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When the voltage was increased to ± 5.5 V, the problem was eliminated.
There are, fortunately, other alternatives to fix this as well: the reference
could be swapped for a 3.3 V unit, and the gain changed accordingly or
the opamps could be replaced, which would require a redesign. A detailed
discussion of the options are found in Future Work in Section 8.3.2.
Figure 6.3: The measurement setup for the input characterization.
To perform the measurements, a Keithley 2635 Source Meter was utilized
as a very accurate current source. While the output current of the Keithley
was increased in 1 µA increments, the output of the amplifier was observed
with a Textronix MSO2012B oscilloscope and a Fluke 179 DMM. The results
are depicted in Figure 6.5. It was necessary to remove the PSD from the
PCB and solder wires on the inputs and outputs of the amplifier, as seen in
Figure 6.4. The measurement setup is pictured in Figure 6.3.
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(a) Top side of the modified PCB. (b) Bottom side of the modified PCB.
Figure 6.4: The modified PCB used for the input characterization measure-
ments. The red wires are soldered to the inputs of the amplifiers and the
blue wires to the outputs.















Figure 6.5: Characteristics of the transimpedance amplifier. As seen in the
plot, the linear response of the amplifier with 5 V supply is compromised
until the input current exceeds 2 µA. R2 = 1, meaning that the amplifiers
response is completely linear in the measured range.
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6.1.3 Measured performance
These measurements are done to estimate the accuracy of the sun sensor.
They are performed with the calibration setup described in Section 6.1.1.
As seen in Figure 6.8, the measurements are quite linear, although a
wave-like pattern is seen in the measured plane. The field of view is ±
45◦, revealing an earlier specification error of the distance between PSD and
pinhole. This means that the pinhole is too far from the PSD, which can be
fixed by shortening the distance between the PCB and the enclosure. Making
a new enclosure with a shorter distance from the PCB to the front of the box
should not be necessary. This is commented in Section 5.1.
The wave-like pattern appearing in the measurements may be caused by
several factors. Some diffraction will be present, but this would be a minor
problem when the pinhole size is larger than the wavelength of the incident
light.
As discussed in Section 3.2.1, the PSD is an analog sensor measuring the
location of the light spot. Through the test and calibration sequence, the
light spot is moved across the entire active area of the PSD. In the larger
angles, the light spot will take on a more elliptic shape. This will skew the
measured position, since the sensor measures the center point of the light
spot.
Depicted in Figure 6.6(a) is a sketch showing how the light will reflect in
the enclosure. A closer look is given in Figure 6.6(b), where variables for the
pythagorean theorem are included. As the diameter of the pinhole is very
small, it is neglected. The reflection angles are the same, which means that
the a distances in Figure 6.6(b) will have the same length. This makes it
simpler to calculate where reflections will appear.
It is assumed that both the sensors active area and the enclosure have
smooth surfaces with uniform reflection patterns. This is a very simplified
expression, as the pinhole is mounted in a slot in the front of the enclosure,
which means that there is a gap between the reflection plane of the enclosure
and the pinhole. The gap will have a certain height and could be a source of
reflections at certain angles as well. Even the pinhole itself has three different
planes in its structure, as seen in Figure 6.7.
Expressed mathematically, the distance between the center point and
each reflected light spot can be expressed as in Equation (6.1).
Xn = Xd + 2nXd (6.1)
where X0 is the actual light spot.
A reduction in intensity will occur, depending on the reflection coefficients
of the materials, which can be expressed as Equation (6.2). The reflection
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coefficient of the aluminium is assumed to be constant through the whole of
the the detector spectral response. As the coefficient for the PSD sensor is







To express a total measured displacement, it is assumed that the sensor
would sense two light spots of identical intensity as an ellipse with the cen-
ter point between the two light spots. If the two light spots have different
intensity, it is also assumed that the measured center point would be skewed
towards the spot with the highest intensity, proportionally to the intensi-
ties. To find the measured displacement, the contributions from the light





Although this is a simplified expression, the principles can be used to cal-
culate reflections in the gap between the enclosure and the pinhole. A real
world calculation would have to be calculated manually or through a model
of the enclosures insides, as the different planes would lead to different reflec-
tions. The reflection coefficients may vary between the three materials in the
pinhole structure, and the reflection coefficient of the PSD sensor is likely to
vary with angle. As the surface of the milled aluminium is not completely
even, the reflections inside the enclosure will not behave like assumed.
It is assumed that the pinhole mount and the uneven surface of the actual
milled aluminium is the reason for the wavelike pattern that appears when
the light spot is displaced from the center. As there are four different surfaces
when combined with the mount, there are several planes that can reflect light
in each direction.
Further plans for the enclosures are to paint them internally with non-
reflective paint. This should reduce the reflections significantly, although
infrared light may act the same as it is difficult to damp its reflection.
The noise from the voltage inverter, seen in Section 6.3.2, may also be a
contributing factor, but this would lead to general noise in the measurements.
A wave-like pattern like the one seen in the measurements would not be
created by switching noise, as it would be more random. Almost identical
results were had when the measurements were retaken, which eliminate this
possibility.
The curvefitting is done with a ± 40◦ field of view. As the X and Y axes
carry almost identical distortions, it was chosen to only curvefit the detectors
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KAPITTEL 3. DEN NYUTVIKLEDE SOLSENSORENS VIRKEMÅTE
Sensoren skal benyttes sammen med andre orienteringsinstr umenter, som
magnetometere og gyroskoper, og disse instrumentene samme n vil kunne
gi nøyaktig orienteringsbestemmelse av raketten til et hve rt tidspunkt.
Det ble tidlig bestemt at solsensoren skulle være en linselø s sensor. Det
var flere grunner til dette, blant annet at det å lage en sensor med linse-
system ville ført til at sensoren ville blitt tyngre og mer om fattende å lage.
Isteden ble det valgt å gå for et såkalt pinhole-kamera. En sk isse av måle-








Figur 3.2 : Skjematisk tegning av virkemåten til den digitale solsensoren. Solvin-
kelen regnes ut i fra følgende formelα = tan− 1 Ld , der L = X M − X C .
Det vi ser i skissen er parallelle solstråler som faller inn p å sensoren.
Strålen går gjennom et filter og så en maske med et sirkulært pin -hole slik
at strålen som treer detektoren er de vi ønsker med tanke på både bølge-
lengde og størrelse / form på strålen. Bølgelengden λ (> 780 nm) på filteret
er valgt fordi vi ønsker å unngå problemer med refleksjoner av synlig lys
(fra atmosfæren / jorda, månen, selve raketten og eventuelt andre kilder),
og kun se på den infrarøde strålinga fra sola. Siden CMOS-sens orer mer
eller mindre er transparente for bølger med bølgelengder st ørre enn 1100
nm, så har vi en båndbredde på ca 780 til 1100 nm. I figur 3.3 kan vi se
hvordan sensor med filter responderer avhengig av frekvensen på lyset.
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(a) Internal reflections in the sun sensor enclosure.
KAPITTEL 3. DEN NYUTVIKLEDE SOLSENSORENS VIRKEMÅTE
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(b) A closer look at the internal re-
flections.
Figure 6.6: Internal reflections in the sun sensor enclosure, assuming a sim-
plified enclosure model where the pinhole is a hole in the metal with no
internal reflections. Assuming homogenous surfaces of the aluminium inside
the enclosure and the active area of the detector. As the diameter of the
pinhole is very small, it is neglected.
Figure 6.7: The pinh le used in this thesis. Three planes are present in th
structure, the metal circle with the actual pinhole, the inner plastic circle
and the outer plastic circle. (Edmund Optics, 2013)
6.1. DSS2 VERIFICATION 73
X-axis, which is the sensors Y-axis.
Figure 6.10 depicts the curvefit with a 1 degree linear polynomial and
its residuals. It is evident that this is not a good fit. The reflected pattern
does not make for particulary linear measurements. The achieved accuracy
with a 1 degree linear polynomial fit is approximately ± 8◦, with most of the
range measuring much better. In Figure 6.11, a 5-5 degree linear polynomial
has been used to make a fitting. The achieved accuracy with a 5-5 degree
linear polynomial fit is approximately ± 2◦ through the majority of the fitted
range.
While these initial results are less than optimal, they can be expected to
be greatly improved with non-reflective paint on the inside of the enclosure.
Because of time constraints, this were not done in this work.
Selecting the measurements done with a 0◦ Y-angle results in a much
higher accuracy, as seen in Figure 6.12(a). With a 9-degree polynomial
curvefittig, the resulting accuracy is approximately ± 1◦ (depicted in Fig-
ure 6.12(b). The coefficients for the polynomial are listed in the matlab code
in Appendix C.3.1.
The matlab code used to generate the curvefitting in Figure 6.10 and
Figure 6.11 is found in Appendix C.3.2 and Appendix C.3.3.
Both a 200 µm and 300 µm pinhole was tried, which made a negligable
effect on the measurements. As long as the spot size is large enough, in-
creasing it is unnecessary, unless it is desirable to reduce gain and thereby
reducing noise. This is further discussed in Section 4.3.3, Section 3.3.3 and
Section 4.3.4, concluding that the noise is negligable. It is chosen to keep
using the 200 µm pinhole.
The plots in Figure 6.8 and Figure 6.9 are generated by the matlab code
in Appendix C.2. Figure 6.12 was generated by the matlab code in Ap-
pendix C.3.1.
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(a) Y axis detectability.
(b) X axis detectability.
Figure 6.8: Calculation of X and Y axis detectability. The X and Y axes are
exchanged, as the PSD is oriented with a 90◦ rotation on the PCB.
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(a) X axis at 0.27◦ Y
























(b) Y axis at 0◦ X
Figure 6.9: Relation of the current output signals from the PSD. The output
signals from the transimpedance amplifier has been inverted to give the same
curve as the actual current signals.
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(a) 1 degree linear polynomial curvefit.
(b) Residuals of the 1 degree linear polynomial curvefit. The scale is -15 to 8 degrees.
Figure 6.10: Curvefitting results for the X axis of the PSD using a 1 degree
polynomial (a plane). A ± 8◦ accuracy is achieved through the majority of
the fitted range with this fit.
6.1. DSS2 VERIFICATION 77
(a) 5-5 degree linear polynomial curvefit.
(b) Residuals of the 5-5 degree linear polynomial curvefit. The scale is -4 to 3 degrees.
Figure 6.11: Curvefitting results for the X axis of the PSD using a 5-5 degree
polynomial (a plane). A ± 2◦ accuracy is achieved through the majority of
the fitted range with this fit.
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(a) 9th degree linear polynomial curvefit.
(b) Residuals of the 9th degree linear polynomial curvefit.
Figure 6.12: Curvefitting and residual plot of the PSD X-axis, measuring
only the Y-axis of the sun sensor.
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6.2 System integration
6.2.1 Functional system test
To ensure that the sensor data is correctly relayed to the rocket encoder, the
system was tested against an encoder from FFI. The rocket encoder and the
encoder interface is dicussed in Section 4.2.5. Eidel EE350 decoder software is
used to display the recieved data. This verified that the data is sent correctly.
Figure 6.13: Screenshot of the Eidel EE350 decoder software operating with
the sun sensor and gyro. The internal magnetometer is not implemented and
is replaced by a dummy counter for testing purposes.
The Internal and External Magnetometer data is a simple counter, just
to confirm that the encoder interface is operating correctly. These sensors
were not fully operational at this point.
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6.2.2 ICI-4 first integration at Andøya Rocket Range
The first integration of the ICI-4 sounding rocket was done at Andøya Rocket
Range (ARR) on the 23.04.2013.
This was an electrical compliance and physical placement test, meaning
that the instruments were mounted in their respective placements and the
interfaces were tested against the rocket encoder. As the interface to the
encoder worked correctly on the first attempt, it was not much that had to
be done.
Figure 6.14: The complete UiO-stack with the STIM210 on top and the sun
sensors, both the DSS and the DSS2.
Figure 6.15: All the DAQ-boards for the UiO instruments, the DSS2 and
STIM210 units.
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Figure 6.16: The UiO-stack mounted inside the payload "hotel" of the rocket.
Notice the yellow harness coming from the DAQ-board of this thesis, used
for testing.
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6.3 Noise performance testing
Noise testing is performed with the whole system connected and sending
data to an EIDEL rocket encoder which also provides the 28 V supply. All
the measurements are taken with a Tektronix MSO4034B oscilloscope, using
local ground as the reference level.
6.3.1 DC-DC noise
The Traco TEN5 DC-DC converter is specified with a maximal voltage rip-
ple of 50 mVpk−pk. It is seen in Figure 6.17 that the noise is well within
specification, at a level of 15-20 mV when the system is fully operational.
Current drawn with one sun sensor and the STIM210 connected is 130 mA@28 V,
which equates to ∼730 mA@5V. Taking into account the typical efficiency
of the converter, 83%, this means that ∼600 mA is actually drawn from the
converter.
Figure 6.17: Output noise of the Traco TEN5 DC-DC converter. The ripple
voltage has an amplitude of approximately 20 mVpk−pk.
6.3.2 Inverter
The TI TPS60403 voltage inverter used to supply the negative rail, -5 V,
for the amplifiers is the only other switching converter in the system. It is
a source of switching noise and it may be advisable to implement a more
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aggressive filter for it in a later revision. The best alternative may be to find
another solution.
As seen in Figure 6.18, the amplitude of the ripple is reasonably low, at
20 mV. With an ideal voltage inverter, the output would be -5.5 V, but the
-5.4 V produced by this circuit is acceptable.
As the noise from the inverter is the dominating noise source on the
DSS, it would be worthwile to apply more filtering to the output and input.
During the measurements the 1 µF output and input capacitors was replaced
by different sizes of tantalum capacitors (0.47 - 10 µF), which did not provide
any substantial dampening of the ripple. A 4.7 µF ceramic capacitor was also
tried, but it did not provide any noteworthy reduction of the ripple either. A
more aggressive approach may need to be taken to eliminate the noise, e.g.
an LC-filter on the output.
Figure 6.18: Voltage ripple of the TI TPS60403 voltage inverter. The ampli-
tude is ca 20 mVpk−pk with a frequency of approx. 250 kHz.
6.3.3 LDO noise suppression
As suspected, the TI TPS717xx LDO regulators attenuate the noise from
the DC-DC (see Figure 6.19). The ripple voltage level on the input is low,
but the attenuation is obvious when observing the figure. Since the ripple
voltage levels are so low, the measurement equipment is an error source when
measuring the ripple voltage.
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(a) 5V input (b) LDO 3.3V output
Figure 6.19: Input voltage and output of LDO on the DSS2. It is seen that
the ∼20 mVpk−pk noise on the 5 V rail is attenuated to about 8 mVpk−pk.
All the TPS717xx LDOs have an almost identical, very low, noise level
of ∼10 mV.
Figure 6.20: The ripple voltage in the LM1117 regulator. The ripple of the
"pulse trains" are approximately 40 mVpk−pk. It is observed that the noise is
active with a frequency of 1 kHz.
The LM1117 regulators are more noisy, with a ripple voltage of 40 mV
as seen in Figure 6.20. As there is no specified ripple voltage for this device,
this is probably to be expected. More aggressive noise filtering should be
implemented in a later version or a suitable alternative could be found, if
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the common power supply for the UiO-stack is not yet implemented. If
the magnetometers on the DAQ-board and the external board prove to be
sensitive to supply noise, it may be necessary to use a more bypass rigorous
strategy for this voltage net.
6.3.4 Noise in the photodetector.
Background noise
The measurements in Figure 6.21 are taken with the PSD covered up, so that
it measures no light. From the figure, it is evident that the power supply
noise carries directly over to the signal noise due to common ground. The
dominating noise signal has a frequency of 250 kHz, which is the nominal
switching frequency of the voltage inverter.
With the RC-filter inserted in the signal chain, the ripple voltage is at-
tenuated from approximately 12 mVpk−pk to 5 mVpk−pk. When the system
is taking real world measurements, the effect of this noise dampening might
have a bigger impact on the output signal as other noise sources may also
be present. It is probably wise to keep the filter to eliminate all the noise
outside of the measurement bandwith.
(a) Without RC-filter (b) With RC-filter
Figure 6.21: Quiescent noise on the ADC input pin, with and without
RC-filter, related to the 5 V supply voltage. It is observed that the power
supply noise has a direct carry over to the output signal. The ripple voltage
is reduced by approximately 60%.
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Consideration regarding the noise in the DSS
It is clear that the inverter noise is much more dominant than the noise
sources of the photodetector circuit discussed in Section 3.3.3.
Assuming the noise were to affect the power supply voltages for both the
amplifier and the ADC in the same way, the noise signal could be (at least
partly) cancelled out. The fact that the ADC uses the VDD as a reference
could have been an advantage, as the fluctuations of the power supply voltage
will affect the reference in the same way as the amplifier and could thereby
have cancelled out the noise. This assumption might be correct if a Flash
ADC were used, as this type would almost instantly convert the signal. With
an SAR ADC, the conversion does not happen instantly as the converter will
use some time for the internal comparing process. The reference would then
still be oscillating, while the input signal is frozen in the SHA (Sample and
Hold Amplifier). This could then actually lead to even more noise, with the
possibility of the noise being cancelled out or being amplified. If, however,
the SHA is affected by the noise in the same way as the internal reference, the
noise seen at the input could remain unchanged through the circuit. As the
actual implementation of the ADC is not known, this behaviour is impossible
to predict with any precision.
On the other hand, if all four measured signals are affected in the same
magnitude, then the algorithm could probably be modified to cancel out the
noise. It may be more expedient to leave this as it is, and try to eliminate
the noise from the inverter, since it is most likely the culprit.
As the background noise in the photodetector looks to be manageable
with extra power supply filtering, it should not be necessary with more sig-
nal filtering than what is implemented. Tuning of the feedback cap in the
transimpedance amplifier may improve cutoff attenuation if so desired. Even
if the noise should get high enough to create a whole LSB of error, it would
still leave 15 usable bits and the sensors resolution should be fully utilized.
The OPA129 has a very good PSRR at low frequencies, but the 250 kHz
inverter noise will have a large effect as the PSRR for the negative rail is
relatively weak. At 250 kHz, the +PSRR is approximately 50 dB and the
-PSRR is 10 dB. Switching noise on the power supply nets, especially the
-5 V rail, will have a prominent effect on the output of the opamp because of
this. The results found in Figure 6.21 suggest that this assumption is correct.
It is evident that the inverter is causing the larges noise source and should
be filtered better. Having tried different capacitors with no luck, it seems
that it may be necessary to make an LC-filter or find another alternative to
the inverter for a later version of the instrument.
Chapter 7
Comparing the new vs old
systems
Comparing the newly developed measurement system to the old is done to
give a look at the improvements in the new design. An obvious difference
between the two systems is the size and weight reduction. The connection to
the rocket encoder is also simplified greatly, with all the sensors transmitting
their data through the DAQ-board instead of having separate connections.
7.1 Sun Sensor
Although the physical size of the sun sensor is not much reduced, the PCB
layout is easily restructured for future reductions. Design changes are sug-
gested in Section 8.3.1 (Future Work), which will make the instrument smaller
and better. Suggestions are also given for changing the shape of the sensor,
if e.g. a narrower, but higher, sensor is desired.
The results in Section 6.1 indicate an accuracy of ± 1◦ when only using
the one axis. However, limitations in the measurement setup, particularly the
light source, may limit the maximal accuracy of these measurements. With
a better setup the results will most likely be better. Internal reflections, as
discussed in Section 6.1.3 in the sun sensor enclosure may have contributed
to this measurement error. The old DSS had an estimated accuracy in the
order of a few degrees. Limitations in the test setup contributed on these
measurements as well.
The DSS weighs in at 190 grams while the DSS2 weighs 168 grams. Size
reduction of the DSS2 PCB, and then also the enclosure, is planned and will
increase this ratio.
Assembling the new sensor is simple, as none of the parts are particularily
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hard to mount. Mounting the PCB in the enclosure is straight forward and
fastening the pinhole is done via four screws and a metal plate on the front.
When assembling the DSS1, there are many parts to put together for the
enclosure as well. Many parts means that many small misalignments are
possible, and this affects the calibration of the unit. It also increases the time
required for to assemble the instrument. Combining that with the assembly
of three PCBs makes the difference very notable.
The physical measurements of the boxes are very similar, as the focus
of this prototype was to accomplish correct function before reducing size as
much as possible.
The cost of the electric components of the old DSS was ca 2300 NOK
and on the new DSS2 this has been reduced to about 1300 NOK. Making
the enclosure is probably a bit cheaper as well, because of the reduction of
parts.
The DSS1 consumes 65 mA@28 V, while the DSS2 is considerably lower
at approx. 10 mA@28 V (through the SRADS2).
7.2 Gyro Module
The gyro is an extreme example of the space savings with the new system,
where the new module from Sensonor weighs in at 52 grams and measures
39x45x22 mm. Comparatively, the IRU developed by Bekkeng (2007) weighs
in at 600 grams and measures 110x110x90 mm. At approx. 3.5% of the
volume and 8.7% of the weight, the Sensonor module has a clear advantage.
Mechanical misalignment errors are much better controlled as all the 3
axes of the STIM210 are made on a single chip, compared to the 3 separate
PCBs of the old IRU.
Calibration of the Sensonor module is not necessary, as they are cali-
brated from the factory. Temperature compensation is also integrated, so
any compensation for this is not required in post processing. In comparison,
the IRU is temperature compensated in post processing, thus requiring three
more data words to be sent to the encoder.
The power consumption of the old IRU was 85 mA@28 V, while the Sen-
sonor unit has been measured to 50 mA. It is specified to a max consumption
of 1.5 W, meaning that it could reach 66 mA@28 V when connected through
the Traco DC-DC converter.
The cost of the IRU from the original SRADS measurement system has
the advantage of lower component cost. Counting in the time used to man-
ufacture the instrument and its enclosure and calibration may even out the




The external magnetometer developed by Roar Danielsen and Halvor Strøm
is mounted on a boom outside the rocket. Eddy currents in the payload skin
can be induced by the charge difference in the ram and wake regions around
the payload.
Another possible explanation is that contamination of the payload skin
surface could lead to a difference in the work function on different sides of the
rocket, which may affect excitation of electrons from the rocket skin. This
could in turn lead to a charge difference between the sides of the rocket when
different areas enter and exit the ram and wake regions.
Charges in the payload skin can create an internal magnetic field, meaning
that the measurements of the internal magnetometer are basically useless for
attitude determination.
As there is a magnetometer implemented on the DAQ-board as well, both
internal and external magnetic fields are measured. This makes it possible
to study the effect of the eddy currents in the payload skin, as the external
magnetometer could be used as a reference.
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Chapter 8
Conclusion
8.1 Summary of the present work
Through this thesis, a new digital sun sensor has been developed. With
this, an updated measurement system for usage with the SRADS software
(Bekkeng, 2007) has been put together. It comprises the new sun sensor, a
gyroscope module from Sensonor and an external magnetometer card made
by the ELAB at UiO. The performance of the sun sensor has been verified
and a system integration was performed to make sure that all the external
sensors are interfacing correctly with the DAQ.
As the system is expected to recieve design updates in the future, the
firmware and hardware has been designed with maintenability in mind. Changes
and addititons to the design should hopefully require little effort because of
this.
Some unforseen challenges were met during the development process.
When the sun sensor didn’t work correctly in the final characterization tests,
it was necessary to debug the system in the last period of the thesis. A misun-
derstanding of the documentation for the FPGA made the first DAQ revision
inoperable, but this was easily fixed. This is covered in Appendix A.3.1.
8.2 Conclusions
The resulting system is a working prototype and the communication between
the sensors and the DAQ board has been verified. As all of the sensors use
the same interface, integration with the external magnetometer should be
relatively effortless.
The initial tested accuracy of the sun sensor is approximately ± 1◦, but
several factors have been found that may limit this measured performance.
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Internal reflections in the enclosure may contribute to a diplacement of the
measured light spot position. This may be improved by painting the insides
of the enclosure with non-reflective paint. The measurement setup itself is
likely the largest limiting factor, and improving this may well improve the
measured performance greatly.
Further integration of power supply and size reductions of the sun sensor
is easily implemented in future revisions of the system.
Two small design updates to the digital sun sensor are required before
launch, discussed in Section 8.3.1.
8.3 Future work and design changes
The sun sensor model and the corresponding mathematics in the Kalman
filter estimator used in the attitude determination estimator by Bekkeng
(2007) must be modified.
As this is a prototype design, the focus has been to engineer a well func-
tioning system, rather than reducing the size and power consumption. Nev-
ertheless, several suggestions for design changes are made in this section
on how to improve these aspects at a later time, as a smaller and less power
hungry system should always be strived for. Recommendations for functional
improvements are also given.
8.3.1 DSS2
Two design changes are needed before flight:
To obtain a ± 60◦ field of view, the distance from the PCB to the pin-
hole must be decreased. As of now, the distance between the PCB and the
pin-hole is 3.4 mm, instead of the required 2.6 mm.
The insides of the enclosure should be painted with a non-reflective paint.
This is expected to improve the accuracy of the measurements, which are
likely plagued by internal reflections.
The operational amplifier operates in saturation, as discussed in Sec-
tion 6.1. For the first flight it is recommended to exchange the voltage
reference for a 3.3 V version, because of time constraints. A redesign should
be done before the next rocket campaign to exchange the opamp for a rail-to-
rail single 5 V supply model, to eliminate the inverter and thereby the most
dominating noise source. This would also simplify the routing by eliminating
one of the power planes. The OPA140 would be a good choice. It has better
voltage noise and similar current noise characteristics, but the bias and offset
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currents are higher, although acceptably low. The benefit of removing the
inverter noise far outweighs the larger bias and offset.
For the first flight, it is sufficient to exchange the 4.096 V voltage ref-
erence, the ADR3440, for the 3.3 V variant, the ADR3433. These mod-
els are directly exchangable, but gain will also have to be reduced by 20%
(3.3 V/4.096 V = 0.806). This means that a feedback resistor, Rf , of about
127 kΩ should be used. A feedback capacitor of 22 pF should be sufficient
to stabilize the circuit.
Changing the voltage reference will make the system operationable, but
it will also effectively lower the signal to noise ratio, making the system more
susceptible to noise. Exchanging the opamp for the OPA140 in single 5 V
supply mode means that the inverter can be removed. This will lower the
noise significantly, as the noise from this circuit dominates the total noise.
The pinout is almost identical, so it should be an easy modification.
Functional improvements
• The "shelf" in the enclosure for the PCB should be raised by 1.8 mm,
as discussed in Section 6.1.3. In the current position, the PSD is a bit
too far from the pin-hole. This reduces the field of view to ∼± 45◦.
• As discussed in Section 6.1.3, a wave-like pattern is formed in the mea-
surement plane of the PSD. The low reverse bias may contribute to this
and should be further researched to eliminate it as a source of error.
• The biased transimpedance amplifier stage should be replaced by a
transimpedance amplifier with a differential amplifier, if a faster re-
sponse time from the PSD is desirable. This will improve two things:
The output signal will be rising with intensity instead of falling and
the reverse bias of the PSD will be increased. As the bias voltage on
the amplifiers positive terminal will effectively forward bias the PSD,
a very low reverse bias of 1.4 V is left.
• A more aggressive filtering should be adopted for the inverter, unless
it is removed in a later version. As seen in Section 6.3.2, its switching
noise is present on the power planes and should be reduced.
• The power supply for the ADC should be changed to 4.096 V to increase
the resolution in the voltage range actually used (0-4.096 V), unless the
opamp has been exchange for a rail-to-rail variant. As the voltage value
corresponding to one LSB with 4.096 V supply would be 62.5 µV and
only the 13 MSBs are used, noise is considered no problem in this
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configuration. To realize this, it may be necessary to increase the PCB
stackup to six layers.
• The accuracy of the PSD could be further increased by using a more
sophisticated algorithm. By applying the principles from the work of
Cui and Soh (2010) it may be possible to decrease distortion substan-
tially. It may be possible to reduce the effects of the reflected light from
the pin-hole shape as well, but this must be researched further before
a conclusion can be drawn.
• While a lower-voltage ADC may not be a better solution, as some of the
possible dynamic range would be lost, it could make for an easier design.
Driving the ADC with a 3.3 V supply would make the measuring range
0-3.3 V. Substituting the voltage reference and modifying gain would
make it easier to integrate with a smaller CPLD, as they lack the
clamping diodes.
• For a possible reduction in line capacitance between the sensor and
amplifiers, if it is desirable, implementing guard rings on the inputs of
the amplifier should be considered. It was opted out in this version, as
it was deemed an unneccessary complication of the layout.
• A six layer PCB stackup should be considered with the stack up being:
Analog side, ground, 5 V and 3.3 V power plane, -5 V and 1.8 V power
plane, ground, digital side. This will reduce the risk of interrupted
current paths caused by signal traces crossing the splits in the power
planes. It will also shield the power planes from the electronic com-
ponents, possibly reducing noise further. If the inverter is still present
in the design, it should be placed in a "dummy" ground plane, tightly
coupled to the main ground planes to reduce noise.
• The serial clock (SCLK) for the ADCs on the DSS2 PCB should be
routed as two separate wires, one for each pair, to reduce the possible
emitted noise from the long clock route. Care must be taken to ensure
that the outputs are synchronous, but this should not be a problem on
the CPLD. This could also make routing easier in a future redesign. It
could also reduce capacitance in the wire.
Size and power consumption reduction
• The 20 MHz oscillator used on the DSS2 could be exchanged for a
10 MHz unit, which may reduce noise and power consumption a little
bit. It should be thoroughly tested if the firmware design still functions
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correctly with this change. As the clock divider would be reduced, a
small reduction in logic cost would be expected as well.
• All of the 0-ohm resistors connecting to the ADCs can be removed. If
another ADC is substituted, this may be irrelevant.
• As the final logic design ended up using 382 logic elements, the CPLD
with 1270 available elements is not neccessary. This size was chosen at
the beginning of the project as more of the functionality was planned to
be implemented on it. The 570 element variant in MBGA100-package
is suggested for a later version, as it measures 36 mm2 compared to the
TQFP144 with 484 mm2. It will also draw less current.
Another option might be to use the FBGA256 1270-element version as
this still saves a bit of space, measuring 289 mm2.
However, care must be taken if the ADCs are to be interfaced to the 570
element Max V, as it doesn’t have a built in IO clamp diode. Adding
external clamp diodes shouldn’t likely cause any problems though and
they are only required for the input lines to the CPLD.
• If the same CPLD is to be used regardless, the footprint has to be
changed. The footprint used turned out to have a skew in the position
of the pins on one side. This made for a very unforgiving assembly of
the PCB, with many solder bridges that had to be reworked, but it was
not discovered until the last boards were mounted with the Onyx 32
robot at the electronics laboratory.
• Another space-saving change could be to move the transimpedance
amplifier circuits to the bottom side of the card, placing them close
to the ADC’s. If the CPLD has been changed it should be feasible,
although tight. As the digital and analog components would not be
shielded by a ground plane any more, it may not be wise to do this
with regards to noise. The output currents of the PSD would also have
to pass through the vias before being amplified. This might add some
noise and possible parasitic loading of the sensor, but this has not been
estimated.
Depending on the CPLD chosen, and the layout of bypass capacitors
underneath it, it could also be possible to move the amplifiers so that
they are located beside the sensor. Visual estimation suggest that this
could save up to 30% in itself, but most of the other recommended
changes must be implemented to make room for this. Increasing the
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length of the board would obviously be an easy way to enable these
changes, if that is acceptable.
• The voltage reference, used for biasing the opamps, and the voltage
inverter, used for powering them, could be moved inwards on the board,
which might leave up to potential 10 mm free space if the previous
recommendation has been followed.
• The RS-422 drivers should also be exchanged for LVDS-drivers, if these
are found reliable, as they are smaller of size and less power-hungry.
They are faster as well, but the capabilites of either standard is much
higher than the requirements of this system as of now. The second
RS-422 driver for recieving an extra control signal can most likely be
removed. A control signal is needed to signal when the sensor should
collect data, but this might not need differential driving as it is used
as a simple flag.
• Most of the resistors and capacitors on the board are of the 0603 size
to allow easy debugging/modification, but in a finished instrument this
is not necessary. If they were to be changed to 0402 types this could
help facilitate the other proposed changes.
• A smaller JTAG-connector could also be used, as the currently used
pinrow connector is larger than neccessary. The only actual advantage
with the used connector is that it is the same size as the header on the
JTAG programmer from Altera.
• The proposed changes may be able to reduce size by about 30− 50%,
as the space savings that can be had by replacing the components is
quite significant. There is also a lot of free space on the board on both
sides.
8.3.2 DAQ
• The STIM210 gyro module used was preprogrammed to expect a trigger
input, but the voltage level for logic high is minimum 3.7 V. Seeing
as the FPGA is capable of delivering maximum 3.3 V and that the
clamp diodes will eliminate any pullup voltage it is not possible to
drive this input. A simple level converter should eliminate this issue
and it shouldn’t take much effort to implement. The gyro module has
been reprogrammed to not expect a trigger input and will need to be
reprogrammed again. This is, fortunately, very easy to do.
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• If the RS-422 drivers are replaced by LVDS on the sun sensor it goes
without saying that they should also be replaced accordingly, and the
driver for the extra control signal removed if done so on the sun sensor.
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Appendix A
Schematics and PCB Layout
A.1 DAQ
Listing: Parts list for the DAQ board
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
Parts L i s t
CADSTAR Design Editor Vers ion 1 3 . 0 . 0 . 3
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
Part Name Desc r ip t i on Qty . Comps .
−−−−−−−−− −−−−−−−−−−− −−−− −−−−−−
ALTERA/EP4CE15/FBGA−256 Cyclone IV FPGA Family 1 U1
ALTERA/EPCS4/SOIC−08 1 U3












CAP/100NF/1206R 10% 50V 1206 X7R 3 C2−4
CAP/10NF/0603R 10% 50V 0603 X7R 2 C28
C31
CAP/1U0F/0603R 10% 25V 0603 X5R 4 C26−27
C29−30
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C22
CAP/BYPASS/0402R 10% 16V 0603 X7R 32 CB1−28
CB30−33
CAP/BYPASS/1206R 10% 50V 1206 X7R 5 CB35−39
CON/Datamate M80 2x10 R Datamate M80 2x10 p ins Right A 1 CN1
CON/MDM−37PCBRP/HOR MICRO−D Connector 37pos Right 1 CN2
CON/PR5X2 5X2 SCOTT ELEC. PINROW 2 CN3−4
DIO/BAS16/SMD SWITCH DIODE 75V/0 .1A. SOT23 4 D1−4
LED/19−21SDRC/SMD SMD LED RED 1 D5
LED/19−21SYGC/SMD SMD LED GREEN 1 D6
LOGIC/SN65LVDS179/SMD LVDS t ranc i eve r , s i n g l e 1 X6
MAG/HMC5983/QFN16 3−ax i s magnetometer I2C/SPI 6 U4−9
MAXIM/MAX490/SMD FULL DUPLEX TRANCIEVER 6 X1
X11−15
OPTO/HCPL0631/SMD HIGH SPEED OPTOCOUPLER 2 OC1−2
POW/LM1117I 3 .3V POS. VOLTAGE REG. 1 X4
POW/TEN5−2411/TEN DC/DC CONVERTER 1 X5
POW/TPS717XX/SMD LDO REGULATOR 2 X2−3
RES/0R00/0402R RES KOA 0402 1% 63mW MINIREEL 16 R1







RES/0R00/1206R RESISTOR KOA 1206 1% 0.25W 1 R99
RES/100R/0402R RES KOA 0402 1% 63mW MINIREEL 2 R64−65
∗∗ 0402 RES ∗∗
RES/10K0/0402R RES KOA 0402 1% 63mW MINIREEL 6 R2
∗∗ 0402 RES ∗∗ R17−20
R37
RES/120R/0402R RES KOA 0402 1% 63mW MINIREEL 9 R3





RES/1K00/0402R RES KOA 0402 1% 63mW MINIREEL 5 R12−16
∗∗ 0402 RES ∗∗
RES/220R/0402R RES KOA 0402 1% 63mW MINIREEL 8 R4−11
∗∗ 0402 RES ∗∗
RES/24R0/0402R RES KOA 0402 1% 63mW MINIREEL 1 R21
RES/470R/0603R RESISTOR KOA 0603 1% 0 .1W 2 R66−67
TANT/10UF/16V/SMD−A KEMET T491 SERIES 20% 4 C33−34
C37
C46
TANT/10UF/35V/SMD TANTAL ELECTROLYTIC CAP 1 C1
TANT/1UF/20V/SMD KEMET T491 TANTAL ELECTROLYTIC 6 C38−43
XTAL/ASEMB20MHZ ABRACON MEMS CLOCK OSCILLATOR 1 U2
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−







































































































































































































































































































































































































Figure A.1: DAQ top level schematic.

















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure A.3: DAQ digital front-end, FPGA clock and programming interface.
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Figure A.5: DAQ external sensor interfaces.





































































































































































































































































































































































































































































































































































































































































































































































































































































































































Figure A.7: DAQ power supply.












































































































































































































































































































































































































































Figure A.9: DAQ encoder interface RS-422. (Bekkeng, 2009)
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Figure A.12: Top layer silk print




























































































































































Figure A.14: Bottom silk print
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Figure A.15: Ground plane
Figure A.16: Power plane
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A.2 DSS2
Listing: Parts list for the DAQ board
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
Parts L i s t
CADSTAR Design Editor Vers ion 1 3 . 0 . 0 . 3
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
Part Name Desc r ip t i on Qty . Comps .
−−−−−−−−− −−−−−−−−−−− −−−− −−−−−−
AD−SSM/AD7680/SMD 1ch 16b ADC 4 X5−8
AD−SSM/ADR3425/SMD 2.5V REFERENCE 1 X11
ALTERA/EPM1270T144C5ESN/TQFP ALTERA MAX I I 1270 CPLD 1 IC1




CAP/100PF/0603R 5% 50V 0603 NP0 4 C21−24
CAP/10NF/0603R 10% 50V 0603 X7R 2 C28−29
CAP/10UF/1206R Kemet 10V 1206 Y5V 1 C5
CAP/1U0F/0603R 10% 25V 0603 X5R 8 C11−12
C25−27
C30−32
CAP/BYPASS/0603R 10% 16V 0603 X7R 16 CB10−19
CB110−115
CON/Datamate M80 2x5 RA/HOR Datamate M80 2x5 p ins Right An 1 CN3
CON/PR5X2 5X2 SCOTT ELEC. PINROW 1 CN2
DIO/S5991 2D PSD 1 D1
MAXIM/MAX490/SMD FULL DUPLEX TRANCIEVER 2 X10
X12
OPAMP/OPA129/SMD TI OPA129 4 X1−4
RES/0R00/0402R RES KOA 0402 1% 63mW MINIREEL 9 R13−15
∗∗ 0402 RES ∗∗ R21
R24−25
R32−34
RES/0R00/0603R RESISTOR KOA 0603 1% 0 .1W 8 R5−8
R28−31
RES/100K/0603R RESISTOR KOA 0603 1% 0 .1W 1 R9
RES/10K0/0603R RESISTOR KOA 0603 1% 0 .1W 2 R11−12
RES/120R/0402R RES KOA 0402 1% 63mW MINIREEL 3 R16−18
∗∗ 0402 RES ∗∗
RES/1K00/0603R RESISTOR KOA 0603 1% 0 .1W 1 R10
RES/360R/0402R RES KOA 0402 1% 63mW MINIREEL 2 R19−20
∗∗ 0402 RES ∗∗
RES/4K70/0603R RESISTOR KOA 0603 1% 0 .1W 4 R1−4
RES/5K10/0402R RES KOA 0402 1% 63mW MINIREEL 4 R22−23
∗∗ 0402 RES ∗∗ R26−27
TI/TPS60403/SMD Voltage i n v e r t e r 1 X9
TI/TPS717xx/SMD LDO regu l a t o r 2 X13−14
XTAL/ASEMB20MHZ ABRACON MEMS CLOCK OSCILLATOR 1 U1
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−






















































































































































































































































































































































































































Figure A.17: DSS2 top level schematic.




































































































































































































































































































































































































































































































































































Figure A.19: DSS2 analog to digital and optional noise filtering.
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Figure A.21: DSS2 power supply and reference voltage.






















































































































































































Figure A.22: DSS2 interface to DAQ-board.
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Figure A.24: Top layer silk print










































































Figure A.26: Bottom silk print
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Figure A.27: Ground plane
Figure A.28: Power plane
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A.3 Design revisions
This section covers the design revisions of the DAQ and DSS2 PCBs. Design
changes and reasons for making these are briefly covered.
A.3.1 DAQ
Revision A
The first version of the DAQ board was not operational, as it was impossible
to program the FPGA. This turned out to be caused by the configuration
mode selection pins of the FPGA was set wrong. It was assumed that the
setting of these pins was irrelevant for JTAG mode, as the datasheet specifies
that the setting will be ignored when using JTAG programming. As it was
planned to program the configuration circuit by using the Serial Flash Loader
over JTAG, the option of an active serial connection was deemed unnecessary.
It was also noticed that the TPS71733 LDO regulator were unable to
produce a monotonically rising voltage for the 3.3 V net. This could possibly
be caused by a too high capacitive load on the net.
Revision B
The second revision, pictured in Figure A.29, was a minor correction on the
previous design. The configuration mode selection pins of the FPGA were
connected correctly. A connector was added for Active Serial configuration,
in case the JTAG would fail again.
The TPS71733 LDO was replaced by the LM1117-N-3.3, which has a
higher maximum current output of 800 mA compared to the 150 mA of
the TPS717 series. When the board was mounted, it became clear that the
footprint in the database was erroneous.
Revision C
The only change in the third revision of the board is that the footprint of the
LM1117-N-3.3 LDO regulator was fixed. Pictures of the board are included
in Section 4.6.4.
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Figure A.29: The DAQ PCB, revision B.
A.3.2 DSS2
Alpha
The alpha board, seen in Figure A.30, was a circuit created to evaluate the
function of the Hamamatsu S5991 and the other components. It is a simple
two-layer board with mostly 1206 components, to allow for easy debugging.
The ± 12 V and 5 V rails used throughout the board is supplied on the small
pinrow connector on the bottom of the board.
The ADC used in this revision was the AD7894.
It was discovered that the ADR3425 2.5 V references were oscillating at
a frequency of approximately 170 kHz with a magnitude of 2.5 Vpk−pk. The
oscillations was completely eliminated by adding a 100 kOhm resistor to
ground. This suggests that these references need some current drawn to be
able to turn fully on.
Revision A
The first revision, as seen in Figure A.31 of the card added a CPLD and
power supply circuits to the Alpha design.
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Figure A.30: The DSS2 Alpha PCB.
As can be seen in the picture of the bottom side, the power routing of
this board became very complex. Because of the many power nets (+12 V,
-12 V, 5 V, 3.3 V, 1.8 V), supplied externally, it became a difficult task to
do this in an aestethically pleasing manner. This was most likely a source of
noise and interrupted ground currents as well.
Revision B
The AD7984 ADC was exchanged for the AD7680, which had fewer signal
lines. This lead to a simpler routing of the ADCs. As they had an internal
reference, the external reference was not necessary either.
It was decided to lower the supply voltage of the amplifiers to 5 V, to
make the routing simpler. This worked well with the 2.5 V reference level,
which were the highest output voltage to be produced.
Two LDO regulators were implemented, the TPS71733 for 3.3 V and
TPS71718 for 1.8 v, to supply the voltages for the CPLD. As the Max V
CPLD was not available at first, a Max II was put in its place as it is com-
patible for this design. The 1.8 V LDO was swapped for another 3.3 V unit
when using the Max II, which made the identical pinouts a big advantage.
A voltage inverter was chosen to supply the -5 V rail for the opamps.
Supplying the -5 V, 1.8 V and the 3.3 V rail internally meant that the
harness connecting the DSS2 to the DAQ could be reduced significantly. As
the board only needed a 5 V supply instead of ± 12 V, 5 V, 3.3 V and 1.8 V,
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(a) The top side of the PCB. (b) The bottom side of the PCB.
Figure A.31: The DSS2 PCB, revision A.
it meant that the DAQ board would be simpler as well.
The second revision looks almost identical to the third revision. A picture
was therefore not included.
Revision C
The only change done in the third revision was to modify the ground and
power planes, as discussed in Section 4.6.5. It was done to increase shielding
and to remove the planes that surrounded the screwholes. If the screwholes
were tightened too hard, it could lead to a short circuit.
Pictures of the board are included in Section 4.6.5.
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Appendix B
VHDL Code and ASM diagrams
This appendix includes the VHDL code and ASM diagrams developed through
this thesis.
B.1 UART Module
The UART module developed in this thesis is used both in the DAQ and the
DSS2. It is also employed in the external magnetometer by Danielsen and
Strøm.
Listing: Top level and encoder interface code
−− Author : Bent Furevik
−− Fi l e name : uart_module . vhd
−− Last updated : 17.04.2013
−− Projec t : General
−− Function : General UART module . No par i ty , 1 s top b i t , v a r i a b l e b i t width , v a r i a b l e or none oversampl ing
−− Simulat ion pass : Yes
−− On−chip t e s t pass : Yes
−− Contact : www. l i n k e d i n . com/ in/ b en t f u r e v i k
−− Future changes : Par i ty b i t , 1/2 s top b i t s , par i ty_error output , maybe frame_error output
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−− COMMENT −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Al l c l o c k s are user supp l i e d
−− I f us ing X times oversampling , supp ly a rx_clk X times h igher than the baud ra te .
−− In s t an t i a t i on , component d e c l a ra t i on and he l pe r func t i on examples at the bottom
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . numeric_std . a l l ;
entity uart_module i s
generic (
width : i n t e g e r := 8 ;
oversampl ing : i n t e g e r := 4
) ;
port (
rx_clk : in s td_log i c ;
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rx_in : in s td_log i c ;
rx_data : out s td_log ic_vector ( width−1 downto 0 ) ;
rx_data_ready : out s td_log i c ;
tx_clk : in s td_log i c ;
tx_out : out s td_log i c ;
tx_data : in s td_log ic_vector ( width−1 downto 0 ) ;
tx_load : in s td_log i c ; −− f l i p b i t f o r l oad ing
tx_ready : out s td_log i c
) ;
end uart_module ;
architecture r t l of uart_module i s
−−TX
type tx_state_type i s ( i d l e , send_data ) ;
signal tx_state : tx_state_type ;
signal reg : s td_log ic_vector ( tx_data ’ range ) ; −− temporary s to rage f o r t x data
signal j : i n t e g e r range 0 to width ; −− b i t c oun t e r f o r r ec i e v ed data
signal old_load : s td_log i c ;
−−RX
type rx_state_type i s ( i d l e , get_data , de lay ) ;
signal rx_state : rx_state_type ;
signal rx_reg : s td_log ic_vector ( rx_data ’ range ) ; −− temporary s to rage f o r rx data
signal i : i n t e g e r range 0 to width ; −− b i t c oun t e r f o r r ec i e v ed data
signal rx_d1 , rx_d2 : s td_log i c ;
signal samplecount : i n t e g e r range 0 to oversampl ing ;
begin
gen l abe l 1 : i f oversampl ing = 1 generate
RX_FSM: process ( rx_clk )
begin
i f f a l l i ng_edge ( rx_clk ) then
rx_d1 <= rx_in ; −− synchron i za t ion o f the input
rx_d2 <= rx_d1 ;
rx_data_ready <= ’ 0 ’ ;
i <= 0 ;
case rx_state i s
when i d l e =>
i f rx_d2 = ’0 ’ then
rx_state <= get_data ;
end i f ;
when get_data =>
i <= i + 1 ;
rx_reg ( i ) <= rx_d2 ;
i f i = width−1 then
rx_data_ready <= ’ 1 ’ ;
rx_state <= i d l e ;
rx_data <= rx_reg ;
end i f ;
when others =>
rx_state <= i d l e ;
end case ;
end i f ;
end process ;
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end generate ;
g en l abe l 2 : i f oversampl ing > 1 generate
RX_FSM: process ( rx_clk )
begin
i f f a l l i ng_edge ( rx_clk ) then
rx_d1 <= rx_in ; −− synchronize the input through two f l i p −f l o p s
rx_d2 <= rx_d1 ;
rx_data_ready <= ’ 0 ’ ;
i <= 0 ;
samplecount <= 0 ;
case rx_state i s
when i d l e =>
i f rx_d2 = ’0 ’ then
rx_state <= delay ;
samplecount <= samplecount + 1 ;
end i f ;
when delay =>
samplecount <= samplecount + 1 ;
i f samplecount = oversampling−1 then
rx_state <= get_data ;
samplecount <= 0 ;
end i f ;
when get_data =>
i <= i ;
samplecount <= samplecount + 1 ;
i f i < 7 then
i f samplecount = oversampl ing /2 then −−welcome to the middle o f the b i t !
rx_reg ( i ) <= rx_d2 ;
end i f ; −− This l ook s ugly , but i t i s neccessary to support 2x oversampl ing
i f samplecount = oversampling−1 then
i <= i + 1 ;
samplecount <= 0 ;
end i f ;
else
i f samplecount = oversampl ing /2 then
rx_reg ( i ) <= rx_d2 ;
end i f ;
i f samplecount = oversampling−1 then
rx_data_ready <= ’ 1 ’ ;
rx_state <= i d l e ;
rx_data <= rx_reg ;
samplecount <= 0 ;
end i f ;
end i f ;
when others =>
rx_state <= i d l e ;
end case ;
end i f ;
end process ;
end generate ;
TX_FSM: process ( tx_clk )
begin
i f r i s ing_edge ( tx_clk ) then
tx_ready <= ’ 1 ’ ;
j <= 0 ;
tx_out <= ’ 1 ’ ;
case tx_state i s
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when i d l e =>
i f tx_load /= old_load then
old_load <= tx_load ;
reg <= tx_data ;
tx_state <= send_data ;
tx_ready <= ’ 0 ’ ;
tx_out <= ’ 0 ’ ;
end i f ;
when send_data =>
tx_ready <= ’ 0 ’ ;
i f j < width−1 then
tx_out <= reg ( j ) ;
j <= j + 1 ;
tx_state <= send_data ;
e l s i f j = width−1 then
tx_out <= reg ( j ) ;
tx_state <= i d l e ;
end i f ;
when others =>
tx_state <= i d l e ;
end case ;
end i f ;
end process ;
end architecture ;




























































(b) The UART RX state machine.
Figure B.1: ASM diagrams for the UART module state machines. This
illustration is without the oversampling.
138 APPENDIX B. VHDL CODE AND ASM DIAGRAMS
B.2 DAQ
B.2.1 DAQ Top level
Listing: Top level and encoder interface code
−− Author : Bent Furevik
−− Company : Unive r s i t y o f Oslo
−− Fi l e name : top . vhd
−− Date : 17.01.2013
−− Projec t : SRADS2
−− Function : Top− l e v e l o f SRADS2
−− Simulat ion pass : N/A
−− On−chip t e s t pass : N/A
−− Encoder i n t e r f a c e has been wr i t t en by Tore André Bekkeng
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . std_logic_unsigned . a l l ;
use i e e e . numeric_std . a l l ;
use i e e e . f i xed_f loat_types . a l l ;
use i e e e . f ixed_pkg . a l l ;
use i e e e . f loat_pkg . a l l ;
entity top i s
port (
osc_clk : in s td_log i c ;
LED : buffer s td_log ic_vector (1 downto 0 ) ;
−− magnetometers
MAG_SCLK : out s td_log i c ;
SDI : in s td_log i c ;
SDO : out s td_log i c ;
SOC : out s td_log ic_vector (5 downto 0 ) ;
DRDY : out s td_log ic_vector (5 downto 0 ) ;
CS : out s td_log ic_vector (5 downto 0 ) ;
−− Externa l magnetometers
MAG_TX : out s td_log i c ;
MAG_RX : in s td_log i c ;
MAG_RESET : out s td_log i c ; −−ex t ra con t ro l s i g n a l
−− STIM210
STIM210_RX : in s td_log i c ;
STIM210_TX : out s td_log i c ;
−− DSS2
S1_TX : out s td_log i c ; −−ex t ra con t ro l s i g n a l
S1_RX : in s td_log i c ;
S1_CLK : out s td_log i c ;
S2_TX : out s td_log i c ; −−ex t ra con t ro l s i g n a l
S2_RX : in s td_log i c ;
S2_CLK : out s td_log i c ;
−− In t e r face , encoder
data : out s td_log i c ;
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not_minf : in s td_log i c ;
not_majf : in s td_log i c ;
not_gate : in s td_log i c ;
not_sclk : in s td_log i c
) ;
end entity ; −− top
architecture arch of top i s
signal dss_tresho ld : i n t e g e r := 5000 ;
−− CONFIGURATION CONSTANT FOR OFFSET BETWEEN POWER SUPPLY AND OPAMP BIAS/REFERENCE VOLTAGE
−− i_o f f s e t = (( Vsupply−Vref )/Vsupply )∗65535
−− I f r e f e r ence = supp ly vo l t age , s e t i_o f f s e t to 0 .
signal i_ o f f s e t : i n t e g e r := 16729 ; −− Supply=5.5V, Reference=4.096V
−−s i g n a l i_o f f s e t : i n t e g e r := 22282; −− Supply=5V, Reference=3.3V
signal o f f s e t : s td_log ic_vector (15 downto 0) := std_log ic_vector ( to_unsigned ( i_o f f s e t , 1 6 ) ) ;
−−−−−−−− SIGNALS FOR TORE ANDRÉ BEKKENG’S ICI ENCODER INTERFACE −−−−−−−−
−− S i gna l s from TM encoder
signal s c l k : s td_log i c ;
signal minf : s td_log i c ;
signal gate : s td_log i c ;
signal majf : s td_log i c ;
−− In t e rna l r e s e t s i g n a l s
signal r e s e t : s td_log i c ;
signal reset_sync : s td_log i c ; −− Synchronize to TM−encoder
signal reset_sync_majf : s td_log i c ; −− Synchronize to TM−encoder
−− In t e rna l TM counters
signal bit_cnt : s td_log ic_vector (2 downto 0 ) ;
signal WordStrobe : s td_log i c ;
signal word_cnt : s td_log ic_vector (7 downto 0 ) ;
signal frame_cnt : s td_log ic_vector (1 downto 0 ) ;
signal gate_delayed : s td_log i c ; −− To not l oo s e MSB in TM
signal DataSample : s td_log ic_vector (16−1 downto 0 ) ; −− Data to TM Sh i f t reg .
signal load_sample : s td_log i c ;
signal load_sample_del : s td_log i c ; −− Enable/ d i s a b l e TM s h i f t reg
−− In t e rna l s i g n a l s
signal conv : s td_log i c ; −− Signa l to s t a r t ADC convers ion
−− Type d e f i n i t i o n s
type s ta t e type1 i s ( SyncCheck , IgnoreSt ) ;
signal sync_state : s t a t e type1 ;
type s ta t e type2 i s ( SyncCheck_majf , IgnoreSt_majf ) ;
signal sync_state_majf : s t a t e type2 ;
component SR_par2ser_redge i s
generic (
width : i n t e g e r := 16 ) ;
port (
c l k : in s td_log i c ;
DataIn : in s td_log ic_vector ( width−1 downto 0 ) ;
load : in s td_log i c ;
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sh i f t_en : in s td_log i c ;
r e s e t : in s td_log i c ;
DataOut : out s td_log i c ) ;
end component ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
signal STIM210_DataOut : s td_log ic_vector (135 downto 0 ) ;
signal STIM210_DataReady : s td_log i c ;
al ias STIM210_DataOutX : std_log ic_vector (23 downto 0) i s STIM210_DataOut(135 downto 112 ) ;
al ias STIM210_DataOutY : std_log ic_vector (23 downto 0) i s STIM210_DataOut(111 downto 88 ) ;
al ias STIM210_DataOutZ : std_log ic_vector (23 downto 0) i s STIM210_DataOut(87
downto 64 ) ;
al ias STIM210_DataStatus : s td_log ic_vector (7 downto 0) i s STIM210_DataOut(63
downto 56 ) ;
al ias STIM210_DataTempX : std_log ic_vector (15 downto 0) i s STIM210_DataOut(55
downto 40 ) ;
al ias STIM210_DataTempY : std_log ic_vector (15 downto 0) i s STIM210_DataOut(39
downto 24 ) ;
al ias STIM210_DataTempZ : std_log ic_vector (15 downto 0) i s STIM210_DataOut(23
downto 8 ) ;
al ias STIM210_DataCRC : std_log ic_vector (7 downto 0) i s STIM210_DataOut(7
downto 0 ) ;
component uart_module i s
generic (
width : i n t e g e r := 8 ;
oversampl ing : i n t e g e r := 4
) ;
port (
rx_clk : in s td_log i c ; −− rx_clk must have a frequency 4 times h igher than baud ra te i f 4x oversampl ing i s to be used . .
rx_in : in s td_log i c ;
rx_data : out s td_log ic_vector ( width−1 downto 0 ) ;
rx_data_ready : out s td_log i c ;
tx_clk : in s td_log i c ;
tx_out : out s td_log i c ;
tx_data : in s td_log ic_vector ( width−1 downto 0 ) ;
tx_load : in s td_log i c ;
tx_ready : out s td_log i c
) ;
end component ;
−−−−−−−−−− CLOCK DIVIDERS AND PLL’ S −−−−−−−−−−
component ClockDiv i s
generic (
f a c t o r : i n t e g e r
) ;
port (
s c l k : in s td_log i c ;






i n c l k 0 : IN STD_LOGIC := ’ 0 ’ ;
c0 : OUT STD_LOGIC;







i n c l k 0 : IN STD_LOGIC := ’ 0 ’ ;
c0 : OUT STD_LOGIC;






i n c l k 0 : IN STD_LOGIC := ’ 0 ’ ;
c0 : OUT STD_LOGIC ;






i n c l k 0 : IN STD_LOGIC := ’ 0 ’ ;
c0 : OUT STD_LOGIC ;
locked : OUT STD_LOGIC
) ;
end component ;
signal clk_921k6 : s td_log i c ;
signal pll_locked_921k6 : s td_log i c ;
signal clk_3M6864 : s td_log i c ;
signal pll_locked_3M6864 : s td_log i c ;
signal clk_4M0 : s td_log i c ;
signal pll_locked_4M0 : s td_log i c ;
signal clk_460k8 : s td_log i c ;
signal pll_locked_460k8 : s td_log i c ;
signal c l kd i v : s td_log i c ;
−−−−−−−−−− SENSORCARD SIGNALS −−−−−−−−−−
signal s1_dataready : s td_log i c ;
signal S1data : s td_log ic_vector (63 downto 0 ) ;
al ias S1data_ch1 : std_log ic_vector (15 downto 0) i s S1data (63 downto 48 ) ;
al ias S1data_ch2 : std_log ic_vector (15 downto 0) i s S1data (47 downto 32 ) ;
al ias S1data_ch3 : std_log ic_vector (15 downto 0) i s S1data (31 downto 16 ) ;
al ias S1data_ch4 : std_log ic_vector (15 downto 0) i s S1data (15 downto 0 ) ;
signal S1_Xdata : s td_log ic_vector (15 downto 0 ) ;
signal S1_Ydata : s td_log ic_vector (15 downto 0 ) ;
signal DSS2_1_Xdata : s td_log ic_vector (15 downto 0 ) ;
signal DSS2_1_Ydata : s td_log ic_vector (15 downto 0 ) ;
signal DataReadyS1 : s td_log i c ;
−−−−−−−−−− READY DATA WORDS −−−−−−−−−−
signal Gyro_Roll_t : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Pitch_t : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Yaw_t : std_log ic_vector (15 downto 0 ) ;
signal Gyro_HK_t : std_log ic_vector (15 downto 0 ) ;
−−−−−−−−−− READY DATA WORDS −−−−−−−−−−
signal DSS2_Xdata : s td_log ic_vector (15 downto 0 ) ;
signal DSS2_Ydata : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Roll : s td_log ic_vector (15 downto 0 ) ;
142 APPENDIX B. VHDL CODE AND ASM DIAGRAMS
signal Gyro_Pitch : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Yaw : std_log ic_vector (15 downto 0 ) ;
signal Gyro_HK : std_log ic_vector (15 downto 0 ) ;
signal Mag_Int_X : std_log ic_vector (15 downto 0 ) ;
signal Mag_Int_Y : std_log ic_vector (15 downto 0 ) ;
signal Mag_Int_Z : std_log ic_vector (15 downto 0 ) ;
signal Mag_Ext_X : std_log ic_vector (15 downto 0 ) ;
signal Mag_Ext_Y : std_log ic_vector (15 downto 0 ) ;
signal Mag_Ext_Z : std_log ic_vector (15 downto 0 ) ;
component g ene r a l_ in t e r f a c e i s
generic (
i d e n t i f i e r : s td_log ic_vector (7 downto 0) := x"0A" ;
data_words : i n t e g e r := 8 ;
word_length : i n t e g e r := 8 ;
oversampl ing : i n t e g e r := 4
) ;
port (
mclk : in s td_log i c ;
uart_clk_x : in s td_log i c ;
RXDATA : in s td_log i c ;
DataReady : out s td_log i c ;
DataOut : out s td_log ic_vector ( ( data_words∗word_length)−1 downto 0 ) ;
Debug : out s td_log ic_vector (1 downto 0)
) ;
end component ;
signal ExtMag_DataReady : s td_log i c ;
signal ExtMag_DataOut : s td_log ic_vector (47 downto 0 ) ;
al ias ExtMag_X i s ExtMag_DataOut(47 downto 32 ) ;
al ias ExtMag_Y i s ExtMag_DataOut(31 downto 16 ) ;
al ias ExtMag_Z i s ExtMag_DataOut(15 downto 0 ) ;
signal IntMag_DataReady : s td_log i c ;
signal IntMag_DataOut : s td_log ic_vector (47 downto 0 ) ;
al ias IntMag_X i s IntMag_DataOut (47 downto 32 ) ;
al ias IntMag_Y i s IntMag_DataOut (31 downto 16 ) ;
al ias IntMag_Z i s IntMag_DataOut (15 downto 0 ) ;
signal test_tx_data : s td_log ic_vector (7 downto 0 ) ;
signal test_rx_data : s td_log ic_vector (7 downto 0 ) ;
signal test_tx_ready : s td_log i c ;
signal test_rx_data_ready : s td_log i c ;
signal test_tx_load : s td_log i c ;
signal lock , s1_lock , s1_tx_lock : s td_log i c ;
function comp2_to_sign_magnitude ( data : s td_log ic_vector ) return s td_log ic_vector i s
variable tmp : std_log ic_vector ( data ’ range ) ;
begin
i f data ( data ’ high ) = ’1 ’ then
tmp := not ( data − 1 ) ;




end i f ;
end comp2_to_sign_magnitude ;
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signal data_l0 , data_l1 , data_l2 , data_l3 : s f i x e d (15 downto 0 ) ;
signal s t o t a l , t o t a l : s f i x e d (18 downto 0 ) ;
signal nomX, nomY : s f i x e d (18 downto 0 ) ;
signal X_l : s f i x e d ( (nomX’ l e f t −s t o t a l ’ r i g h t )+1 downto nomX’ r ight−s t o t a l ’ l e f t ) ;
signal Y_l : s f i x e d ( (nomY’ l e f t −s t o t a l ’ r i g h t )+1 downto nomY’ r ight−s t o t a l ’ l e f t ) ;
signal X_l2 : s f i x e d (0 downto −15);
signal Y_l2 : s f i x e d (0 downto −15);
signal X, Y : std_log ic_vector (15 downto 0 ) ;
signal Gyro_X_test : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Y_test : s td_log ic_vector (15 downto 0 ) ;
signal Gyro_Z_test : s td_log ic_vector (15 downto 0 ) ;




i n c l k 0 => osc_clk ,





i n c l k 0 => osc_clk ,





i n c l k 0 => osc_clk ,
c0 => clk_460k8 ,
locked => pll_locked_460k8
) ;
c lk_uart : ClockDiv
generic map(100) −− 20MHz to 200KHz




DSS2_1_interface : g en e r a l_ in t e r f a c e
generic map( i d e n t i f i e r => x"0A" , data_words => 8 , word_length => 8 , oversampl ing => 4)
port map ( osc_clk , clk_4M0 , S1_RX, s1_dataready , S1data , open ) ;
STIM210_interface : g en e r a l_ in t e r f a c e
generic map( i d e n t i f i e r => x"A0" , data_words => 17 , word_length => 8 , oversampl ing => 4)
port map ( osc_clk , clk_3M6864 , STIM210_RX, STIM210_DataReady , STIM210_DataOut , open ) ;
ExtMag_interface : g en e r a l_ in t e r f a c e
generic map( i d e n t i f i e r => x"4D" , data_words => 6 , word_length => 8 , oversampl ing => 4)
port map ( osc_clk , clk_460k8 , MAG_RX, ExtMag_DataReady , ExtMag_DataOut , LED) ;
MAG_RESET <= ’0 ’ ;
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−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− ENCODER INTERFACE BY TORE ANDRÉ BEKKENG
−− Modif ied by Bent Furevik :
−− 16− b i t words can now be added a f t e r each other , wi thout having to conca t ina te them .
−− This mod i f i ca t i on makes the se tup s l i g h t l y more verbose , wh i l e sav ing a few l o g i c e lements and increa s ing the overhead .
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Data t r an s f e r s h i f t r e g i s t e r
Com_SR: SR_par2ser_redge
generic map (16)
port map ( s c lk , DataSample , load_sample_del , gate_delayed , r e s e t , data ) ;
−− Inve r t again the s i g n a l s i n v e r t ed in the op tocoup l e r s
s c l k <= not ( not_sclk ) ;
minf <= not ( not_minf ) ;
majf <= not ( not_majf ) ;
gate <= not ( not_gate ) ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− TEST DATA MAGNETOMETER CHANNELS
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
process ( minf )
begin
i f r i s ing_edge ( minf ) then
IntMag_X <= IntMag_X + 1 ;
IntMag_Y <= IntMag_Y + 1 ;
IntMag_Z <= IntMag_Z + 1 ;
end i f ;
end process ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− DSS2 CONVERSION CONTROL
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− Control o f the DSS2 ’ s
−−DSS2_CONVERSION:
process ( s c l k )
begin
i f r i s ing_edge ( s c l k ) then
i f ( ( word_cnt <= 32 and word_cnt >= 22) or (word_cnt <= 80 and word_cnt >= 70)) then
S1_TX <= ’1 ’ ;
S2_TX <= ’1 ’ ;
else
S1_TX <= ’0 ’ ;
S2_TX <= ’0 ’ ;
end i f ;
end i f ;
end process ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− DATA HANDLING / STORAGE
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
t o t a l <= r e s i z e ( data_l0 +data_l1 + data_l2 + data_l3 , t o t a l ) ;
s t o t a l <= t o t a l ;
nomX <= r e s i z e ( ( data_l0+ data_l1 ) − ( data_l2 + data_l3 ) , nomX) ;
nomY <= r e s i z e ( ( data_l0+ data_l2 ) − ( data_l1 + data_l3 ) , nomY) ;
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X_l <= r e s i z e ( (nomX/ s t o t a l ) , X_l ) ;
Y_l <= r e s i z e ( (nomY/ s t o t a l ) , Y_l ) ;
X_l2 <= r e s i z e (X_l , X_l2 ) ;
Y_l2 <= r e s i z e (Y_l , Y_l2 ) ;
DSS2_1_Xdata <= to_slv (X_l2 ) ;
DSS2_1_Ydata <= to_slv (Y_l2 ) ;
−−DATA_SHIFTING:
process ( s c l k )
variable temp : std_log ic_vector (15 downto 0 ) ;
begin
i f r i s ing_edge ( s c l k ) then
i f ( s1_dataready = ’1 ’ ) then
temp := S1data_ch3 − o f f s e t ;
data_l0 <= r e s i z e ( to_s f ixed ( "000"&temp(15 downto 3) , data_l0 ) , data_l0 ) ;
temp := S1data_ch4 − o f f s e t ;
data_l1 <= r e s i z e ( to_s f ixed ( "000"&temp(15 downto 3) , data_l1 ) , data_l1 ) ;
temp := S1data_ch1 − o f f s e t ;
data_l2 <= r e s i z e ( to_s f ixed ( "000"&temp(15 downto 3) , data_l2 ) , data_l2 ) ;
temp := S1data_ch2 − o f f s e t ;
data_l3 <= r e s i z e ( to_s f ixed ( "000"&temp(15 downto 3) , data_l3 ) , data_l3 ) ;
end i f ;
i f ( frame_cnt = 0 and word_cnt < 71) or ( frame_cnt = 3 and word_cnt > 77) then
i f STIM210_DataReady = ’1 ’ then
Gyro_Roll <= comp2_to_sign_magnitude (STIM210_DataOutX)(23 downto 8 ) ;
Gyro_Pitch <= comp2_to_sign_magnitude (STIM210_DataOutY)(23 downto 8 ) ;
Gyro_Yaw <= comp2_to_sign_magnitude (STIM210_DataOutZ )(23 downto 8 ) ;
Gyro_HK <= x"00" & STIM210_DataStatus ;
end i f ;
−− i f IntMag_DataReady = ’1 ’ then
Mag_Int_X <= IntMag_X ;
Mag_Int_Y <= IntMag_Y ;
Mag_Int_Z <= IntMag_Z ;
−− end i f ;
i f ExtMag_DataReady = ’1 ’ then
Mag_Ext_X <= ExtMag_X;
Mag_Ext_Y <= ExtMag_Y;
Mag_Ext_Z <= ExtMag_Z ;
end i f ;
end i f ;






process ( s c lk , reset_sync )
begin
i f reset_sync = ’1 ’ then −− asyncron
bit_cnt <= ( others => ’ 0 ’ ) ;
e l s i f f a l l i ng_edge ( s c l k ) then
bit_cnt <= bit_cnt + 1 ;
end i f ;
end process ;
WORDSYNC:
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process ( s c l k )
begin
i f r i s ing_edge ( s c l k ) then
i f ( bit_cnt = 7) then
WordStrobe <= ’ 1 ’ ;
else
WordStrobe <= ’ 0 ’ ;
end i f ;





−− 144 words per frame
WORDCOUNTER:
process ( s c lk , reset_sync )
begin
i f ( reset_sync = ’1 ’ ) then
word_cnt <= ( others => ’ 0 ’ ) ;
e l s i f f a l l i ng_edge ( s c l k ) then
i f (WordStrobe = ’1 ’ ) then
i f (word_cnt < 143) then
word_cnt <= word_cnt + 1 ;
else
word_cnt <= ( others => ’ 0 ’ ) ;
end i f ;
end i f ;






process ( s c lk , reset_sync_majf )
begin
i f ( reset_sync_majf = ’1 ’ ) then
frame_cnt <= ( others => ’ 0 ’ ) ;
e l s i f r i s ing_edge ( s c l k ) then
i f (word_cnt = 143 and bit_cnt = 0) then
frame_cnt <= frame_cnt + 1 ;
end i f ;





−− Synchronize / r e s e t b i t & word counter to minf from PCM encoder
−− Synchronize / r e s e t b i t & word counter to minf and majf from encoder
−− Creates a shor t r e s e t pu l s e . For the r e s e t pu l s e to be shor t compared to a
−− c l o c k per iod from the system ( encoder ) c lock , the PCB o s c i l l a t o r c l o c k
−− f requency must be cons i d e rab l y h i gher t ha t the system c l oc k frequency . A ra t i o
−− where the PCB o s c i l l a t o r i s 6 t imer h igher than the system c l ock has been t e s t e d
−− and v e r i f i e d to work wi thout g l i t c h e s .
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FSM_MINF_MAJF_SYNC:
process ( osc_clk )
begin
i f r i s ing_edge ( osc_clk ) then
case sync_state i s
when SyncCheck =>
i f ( minf = ’1 ’ or majf = ’1 ’ ) then
reset_sync <= ’ 1 ’ ;
sync_state <= IgnoreSt ;
else
reset_sync <= ’ 0 ’ ;
sync_state <= SyncCheck ;
end i f ;
when IgnoreSt =>
reset_sync <= ’ 0 ’ ;
i f ( minf = ’0 ’ and majf = ’0 ’ ) then
sync_state <= SyncCheck ;
else
sync_state <= IgnoreSt ;
end i f ;
end case ;
end i f ;
end process ;
−− Synchronize / r e s e t frame counter to majf from encoder . Implement i f MAJF i s in use
FSM_MAJF_SYNC:
process ( osc_clk )
begin
i f r i s ing_edge ( osc_clk ) then
case sync_state_majf i s
when SyncCheck_majf =>
i f ( majf = ’1 ’ ) then
reset_sync_majf <= ’ 1 ’ ;
sync_state_majf <= IgnoreSt_majf ;
else
reset_sync_majf <= ’ 0 ’ ;
sync_state_majf <= SyncCheck_majf ;
end i f ;
when IgnoreSt_majf =>
reset_sync_majf <= ’ 0 ’ ;
i f ( majf = ’0 ’ ) then
sync_state_majf <= SyncCheck_majf ;
else
sync_state_majf <= IgnoreSt_majf ;
end i f ;
end case ;





−− Delay o f the ga te s i gna l , to avoid l o s i n g msb
GATEDELAY:
process ( s c l k )
begin
i f r i s ing_edge ( s c l k ) then
i f ( gate = ’1 ’ ) then
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gate_delayed <= ’ 1 ’ ;
else
gate_delayed <= ’ 0 ’ ;
end i f ;
end i f ;
end process ;
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− DATA COMMUNICATION WITH ENCODER
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
−− l oad data in to the SR in the word be fo r e t r an s f e r
−− Fi r s t t ransmiss ion o f data in current minf i s from l a s t convers ion in prev ious minf
DATA_TRANSFER:
process ( s c l k )
begin
i f r i s ing_edge ( s c l k ) then
load_sample <= ’ 0 ’ ;
−− Word1+Word2 in to 32− b i t SR
i f bit_cnt = 7 then
i f (word_cnt = 23 or word_cnt = 95) then
i f data_l0+data_l1+data_l2+data_l3 < dss_tresho ld then
DataSample (15 downto 0) <= ( others => ’ 0 ’ ) ;
else
DataSample (15 downto 0) <= DSS2_1_Xdata ; −−DSS2 X
end i f ;
load_sample <= ’ 1 ’ ;
e l s i f (word_cnt = 25 or word_cnt = 97) then
i f data_l0+data_l1+data_l2+data_l3 < dss_tresho ld then
DataSample (15 downto 0) <= ( others => ’ 0 ’ ) ;
else
DataSample (15 downto 0) <= DSS2_1_Ydata ; −−DSS2 Y
end i f ;
load_sample <= ’ 1 ’ ;
e l s i f (word_cnt = 71) then
load_sample <= ’ 1 ’ ;
i f frame_cnt = 0 then
DataSample (15 downto 0) <= Gyro_Roll ; −−GYRO r o l l
e l s i f frame_cnt = 1 then
DataSample (15 downto 0) <= Gyro_Pitch ; −−GYRO p i t c h
e l s i f frame_cnt = 2 then
DataSample (15 downto 0) <= Gyro_Yaw ; −−GYRO yaw
e l s i f frame_cnt = 3 then
DataSample (15 downto 0) <= Gyro_HK; −−GYRO HK
end i f ;
e l s i f (word_cnt = 73) then
load_sample <= ’ 1 ’ ;
i f frame_cnt = 0 then
DataSample (15 downto 0) <= Mag_Int_X ; −−In t e rna l Mag X
e l s i f frame_cnt = 1 then
DataSample (15 downto 0) <= Mag_Int_Y ; −−In t e rna l Mag Y
e l s i f frame_cnt = 2 then
DataSample (15 downto 0) <= Mag_Int_Z ; −−In t e rna l Mag Z
e l s i f frame_cnt = 3 then
DataSample (15 downto 0) <= x"0000" ; −−Zero f i l l
end i f ;
e l s i f (word_cnt = 75) then
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load_sample <= ’ 1 ’ ;
i f frame_cnt = 0 then
DataSample (15 downto 0) <= Mag_Ext_X; −−Externa l Magnetometer X
e l s i f frame_cnt = 1 then
DataSample (15 downto 0) <= Mag_Ext_Y; −−Externa l Magnetometer Y
e l s i f frame_cnt = 2 then
DataSample (15 downto 0) <= Mag_Ext_Z; −−Externa l Magnetometer Z
e l s i f frame_cnt = 3 then
DataSample (15 downto 0) <= x"0000" ; −−Zero f i l l
end i f ;
end i f ;
end i f ;
end i f ;
end process ;
−− Delay the load s i g n a l to SR with one h a l f c l o c k periode ,
−− because data are t ransmi t t ed from the s h i f t r e g i s t e r on the
−− r i s i n g edge , the same f l an k as the data t r an s f e r process uses .
LOAD_DELAY:
process ( s c l k )
begin
i f f a l l i ng_edge ( s c l k ) then
i f ( load_sample = ’1 ’ ) then
load_sample_del <= ’ 1 ’ ;
else
load_sample_del <= ’ 0 ’ ;
end i f ;
end i f ;
end process ;
end arch ;
Parallel to serial shiftregister
Listing: Top level and encoder interface code
−− Author : Tore André Bekkeng
−− Company : Unive r s i t y o f Oslo
−− Fi l e name : SR_par2ser_redge . vhd
−− Date : 08.09.2010
−− Version : 1
−− Projec t : ICI−3 2011
−− Function : Pa r a l l e l to s e r i a l s k i f t r e g i s t e r , r i s i n g edge
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . s td_log i c_ar i th . a l l ;
use i e e e . std_logic_unsigned . a l l ;
entity SR_par2ser_redge i s
generic (
width : i n t e g e r := 16 ) ;
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port (
c l k : in s td_log i c ;
DataIn : in s td_log ic_vector ( width−1 downto 0 ) ;
load : in s td_log i c ;
sh i f t_en : in s td_log i c ;
r e s e t : in s td_log i c ;
DataOut : out s td_log i c ) ;
end SR_par2ser_redge ;
architecture SR_par2ser_arch of SR_par2ser_redge i s
signal data_int : s td_log ic_vector ( width−1 downto 0 ) ;
begin
SHIFT_REG: process ( c lk , r e s e t )
begin
i f r e s e t = ’1 ’ then −− asynchronous r e s e t
data_int <= ( others => ’ 0 ’ ) ;
e l s i f r i s ing_edge ( c l k ) then
i f ( load = ’1 ’ ) then
data_int <= DataIn ;
e l s i f ( sh i f t_en = ’1 ’ ) then
for i in width−2 downto 0 loop
data_int ( i +1) <= data_int ( i ) ;
end loop ;
end i f ;
end i f ;
end process SHIFT_REG;
DataOut <= data_int ( width −1);
end SR_par2ser_arch ;
B.2.2 General Interface Module
Listing: Top level and encoder interface code
−− Author : Bent Furevik
−− Company : Unive r s i t y o f Oslo
−− Fi l e name : genera l_ in t e r f ace . vhd
−− Date : 13.04.2013
−− Projec t : SRADS2
−− Function : General i n t e r f a c e f o r r e c i e v i n g data from UART−based sensors
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . numeric_std . a l l ;
use i e e e . std_logic_unsigned . a l l ;
entity g ene r a l_ in t e r f a c e i s
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generic (
i d e n t i f i e r : s td_log ic_vector (7 downto 0) := x"0A" ;
words : i n t e g e r := 8 ;
l ength : i n t e g e r := 8 ;
oversampl ing : i n t e g e r := 4
) ;
port (
mclk : in s td_log i c ;
uart_clk_x : in s td_log i c ; −− must be X times h igher than the ac tua l uart_clk
RXDATA : in s td_log i c ;
DataReady : out s td_log i c ;
DataOut : out s td_log ic_vector ( ( words∗ l ength )−1 downto 0 ) ;
Debug : out s td_log ic_vector (1 downto 0)
) ;
end g ene r a l_ in t e r f a c e ;
architecture arch of g ene r a l_ in t e r f a c e i s
component uart_module i s
generic (
width : i n t e g e r := length ;
oversampl ing : i n t e g e r := oversampl ing
) ;
port (
rx_clk : in s td_log i c ;
rx_in : in s td_log i c ;
rx_data : out s td_log ic_vector ( width−1 downto 0 ) ;
rx_data_ready : out s td_log i c ;
tx_clk : in s td_log i c ;
tx_out : out s td_log i c ;
tx_data : in s td_log ic_vector ( width−1 downto 0 ) ;
tx_load : in s td_log i c ;
tx_ready : out s td_log i c
) ;
end component ;
signal tx_data : s td_log ic_vector ( length−1 downto 0 ) ;
signal rx_data : s td_log ic_vector ( length−1 downto 0 ) ;
signal rx_data_ready : s td_log i c ;
type state_type i s ( pre_idle , pre_idle2 , i d l e , get_data ) ;
signal s t a t e : state_type ;
signal i : i n t e g e r range 0 to words ;
signal out_reg : s td_log ic_vector ( ( words∗ l ength )−1 downto 0 ) ;
type rx_reg_type i s array ( words−1 downto 0) of s td_log ic_vector ( length−1 downto 0 ) ;
signal rx_reg : rx_reg_type ;




width => 8 ,
oversampl ing => oversampl ing
)
port map(
rx_clk => uart_clk_x ,
rx_in => RXDATA,
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rx_data => rx_data ,
rx_data_ready => rx_data_ready ,
tx_out => open ,
tx_clk => ’0 ’ ,
tx_data => ( others => ’0 ’ ) ,
tx_load => ’0 ’ ,
tx_ready => open
) ;
FSM: process (mclk , s ta te , rx_data_ready )
begin
i f r i s ing_edge (mclk ) then
i <= words−1;
DataReady <= ’ 0 ’ ;
case s t a t e i s
when pre_id le =>
DataReady <= ’ 1 ’ ;
Debug <= "01" ;
l o ck <= rx_data_ready ;
i f rx_data_ready = ’1 ’ and l o ck = ’0 ’ then
−− i f new_data_ready then −− s ince new_data_ready_s1 i s an impure func t i on re turn ing a boolean i t can be used as a boolean v a r i a b l e . This works l i k e in C.
i f rx_data = x"0D" then
s t a t e <= pre_id le2 ;
end i f ;
end i f ;
when pre_id le2 =>
Debug <= "10" ;
DataReady <= ’ 1 ’ ;
l o ck <= rx_data_ready ;
i f rx_data_ready = ’1 ’ and l o ck = ’0 ’ then
i f rx_data = x"0A" then
s t a t e <= i d l e ;
end i f ;
end i f ;
when i d l e =>
Debug <= "11" ;
DataReady <= ’ 1 ’ ;
l o ck <= rx_data_ready ;
i f rx_data_ready = ’1 ’ and l o ck = ’0 ’ then
Debug <= "10" ;
i f rx_data = i d e n t i f i e r then −− we can now be sure t ha t t h i s i s the s t a r t o f the word , as the p o s s i b i l i t y o f those three va lue s appearing a f t e r each other in the d a t a b i t s are minimal
s t a t e <= get_data ;
end i f ;
end i f ;
when get_data =>
i <= i ;
Debug <= "00" ;
l o ck <= rx_data_ready ;
i f rx_data_ready = ’1 ’ and l o ck = ’0 ’ then
rx_reg ( i ) <= rx_data ;
i f i = 0 then
s t a t e <= pre_id le ;
DataReady <= ’ 1 ’ ;
for j in 1 to words loop




i <= i − 1 ;
end i f ;
end i f ;
when others =>
s ta t e <= pre_id le ;
end case ;
end i f ;
end process ; −− FSM
DataOut <= out_reg ;
end architecture arch ; −− arch















Figure B.2: ASM diagram for the general interface module state machine.
The lock bits stopping the state machine from reading multiple copies of the




Listing: Top level and encoder interface code
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . numeric_std . a l l ;
entity ClockDiv i s
generic (
f a c t o r : i n t e g e r := 20
) ;
port (
s c l k : in s td_log i c ;
c l k : buffer s td_log i c := ’0 ’
) ;
end ClockDiv ;
architecture main of ClockDiv i s
signal div : i n t e g e r range 0 to ( f a c t o r /2)+1 := 0 ;
begin
CLOCK_DIVIDER: process ( s c l k )
−− v a r i a b l e d iv : i n t e g e r range 1 to f a c t o r ;
begin
i f r i s ing_edge ( s c l k ) then
div <= div + 1 ;
i f div = f a c t o r /2 then
i f c l k = ’1 ’ then
c l k <= ’ 0 ’ ;
else
c l k <= ’ 1 ’ ;
end i f ;
d iv <= 1 ;
end i f ;
end i f ;
end process ;
end architecture ;
156 APPENDIX B. VHDL CODE AND ASM DIAGRAMS



























Figure B.3: ASM diagram for the DSS2 top level state machine.
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Listing: Top level and encoder interface code
−− Author : Bent Furevik
−− Company : Unive r s i t y o f Oslo
−− Fi l e name : top . vhd
−− Date : 25.11.2012
−− Projec t : SRADS2/DSS2
−− Function : DSS2 top module
−− Simulat ion pass : Yes
−− On−chip t e s t pass : Yes
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . numeric_std . a l l ;
use i e e e . std_logic_unsigned . a l l ;
entity top i s
port (
−− −− −− Globa l
mclk : in s td_log i c ; −−c r y s t a l 20MHz ( rev B, montering 2)
−− −− −− ADC
SDATA : in s td_log ic_vector (3 downto 0 ) ;
CS : out s td_log ic_vector (3 downto 0 ) ;
SCLK : out s td_log i c ;
−− −− −− I n t e r f a c e to mainboard
rx_in : in s td_log i c ;
tx_out : out s td_log i c ;
uart_clk : in s td_log i c −− sync c l k
) ;
end top ;
architecture arch of top i s
component ad7680 i s
port (
start_conv : in s td_log i c ;
SCLK : in s td_log i c ;
CS : out s td_log i c ; −− a c t i v e low
SDATA : in s td_log i c ;
DataOut : out s td_log ic_vector (16−1 downto 0 ) ;
DataReady : out s td_log i c
) ;
end component ;
signal data_CH0 , data_CH1 , data_CH2 , data_CH3 : std_log ic_vector (16−1 downto 0 ) ;
signal reg_data_CH0 , reg_data_CH1 , reg_data_CH2 , reg_data_CH3 : std_log ic_vector (16−1 downto 0 ) ;
signal t o ta l , A, B, C, D, X, Y : std_log ic_vector (16−1 downto 0 ) ;
signal DataReady : std_log ic_vector (3 downto 0 ) ;
component uart_module i s
generic (
width : i n t e g e r := 8
) ;
port (
rx_clk : in s td_log i c ;
rx_in : in s td_log i c ;
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rx_data : out s td_log ic_vector ( width−1 downto 0 ) ;
rx_data_ready : out s td_log i c ;
tx_clk : in s td_log i c ;
tx_out : out s td_log i c ;
tx_data : in s td_log ic_vector ( width−1 downto 0 ) ;
tx_load : in s td_log i c ;
tx_ready : out s td_log i c
) ;
end component ;
signal tx_data : s td_log ic_vector (7 downto 0 ) ;
signal rx_data : s td_log ic_vector (7 downto 0 ) ;
signal tx_ready : s td_log i c ;
signal rx_data_ready : s td_log i c ;
component ClockDiv i s
generic (
f a c t o r : i n t e g e r
) ;
port (
s c l k : in s td_log i c ;
c l k : buffer s td_log i c
) ;
end component ;
signal adc_sclk : s td_log i c ;
signal start_conv : s td_log i c ;
type state_type i s ( id le_st , wait_st , send_st ) ;
signal s t a t e : state_type ;
signal uart_divc lk : s td_log i c ;
signal rx_command : std_log ic_vector ( tx_data ’ range ) ;
signal i : i n t e g e r ;
signal tx_load : s td_log i c ;
signal tx_lock : s td_log i c ;
impure function ready_to_send return boolean i s
begin
tx_lock <= tx_ready ;




generic map(20) −− 20MHz to 1MHz
port map( s c l k => mclk , c l k => uart_divc lk ) ;
clk_adc : ClockDiv
generic map(10) −− 20MHz to 2MHz
port map( s c l k => mclk , c l k => adc_sclk ) ;
SCLK <= adc_sclk ;
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adc_ch0 : ad7680
port map ( start_conv , adc_sclk , CS(0 ) , SDATA(0 ) , data_CH0 , DataReady ( 0 ) ) ;
adc_ch1 : ad7680
port map ( start_conv , adc_sclk , CS(1 ) , SDATA(1 ) , data_CH1 , DataReady ( 1 ) ) ;
adc_ch2 : ad7680
port map ( start_conv , adc_sclk , CS(2 ) , SDATA(2 ) , data_CH2 , DataReady ( 2 ) ) ;
adc_ch3 : ad7680
port map ( start_conv , adc_sclk , CS(3 ) , SDATA(3 ) , data_CH3 , DataReady ( 3 ) ) ;
INTERFACE: uart_module
port map(
rx_clk => ’0 ’ ,
rx_in => ’0 ’ ,
rx_data => open ,
rx_data_ready => open ,
tx_clk => uart_divclk ,
tx_out => tx_out ,
tx_data => tx_data ,




process ( uart_divclk , s ta te , tx_ready )
begin
i f r i s ing_edge ( uart_divc lk ) then
start_conv <= ’ 0 ’ ;
case s t a t e i s
when i d l e_s t =>
s t a t e <= id l e_s t ;
i f rx_in = ’1 ’ then
s t a t e <= wait_st ;
start_conv <= ’ 1 ’ ;
tx_data <= x"0A" ; −− \n
tx_load <= not tx_load ;
end i f ;
when wait_st =>
s t a t e <= wait_st ;
i f DataReady (0) = ’1 ’ then
start_conv <= ’ 0 ’ ;
reg_data_CH0 <= not data_CH0 ;
reg_data_CH1 <= not data_CH1 ;
reg_data_CH2 <= not data_CH2 ;
reg_data_CH3 <= not data_CH3 ;
s t a t e <= send_st ;
i <= 0 ;
end i f ;
when send_st =>
s t a t e <= send_st ;
i f ready_to_send then
i <= i + 1 ;
i f ( i =0) then
tx_data <= reg_data_CH0(15 downto 8 ) ;
tx_load <= not tx_load ;
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e l s i f ( i =1) then
tx_data <= reg_data_CH0(7 downto 0 ) ;
tx_load <= not tx_load ;
e l s i f ( i =2) then
tx_data <= reg_data_CH1(15 downto 8 ) ;
tx_load <= not tx_load ;
e l s i f ( i =3) then
tx_data <= reg_data_CH1(7 downto 0 ) ;
tx_load <= not tx_load ;
e l s i f ( i =4) then
tx_data <= reg_data_CH2(15 downto 8 ) ;
tx_load <= not tx_load ;
e l s i f ( i =5) then
tx_data <= reg_data_CH2(7 downto 0 ) ;
tx_load <= not tx_load ;
e l s i f ( i =6) then
tx_data <= reg_data_CH3(15 downto 8 ) ;
tx_load <= not tx_load ;
e l s i f ( i =7) then
tx_data <= reg_data_CH3(7 downto 0 ) ;
tx_load <= not tx_load ;
e l s i f ( i =8) then
tx_data <= x"0D" ; −− x0A = \n
tx_load <= not tx_load ;
e l s i f ( i =9) then
tx_data <= x"0A" ; −− x0A = \n
tx_load <= not tx_load ;
s t a t e <= id l e_s t ;
end i f ;
end i f ;
when others =>
s ta t e <= id l e_s t ;
end case ;



































Figure B.4: ASM diagram for the AD7680 control state machine.
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Listing: Top level and encoder interface code
−− Author : Bent Furevik
−− Company : Unive r s i t y o f Oslo
−− Fi l e name : ad7680 . vhd
−− Date : 21.11.2012
−− Projec t : SRADS2/DSS2
−− Function : I n t e r f a c e f o r the AD7680 AD−conver ter
−− Simulat ion pass : Yes
−− On−chip t e s t pass : Yes
l ibrary i e e e ;
use i e e e . std_logic_1164 . a l l ;
use i e e e . numeric_std . a l l ;
entity ad7680 i s
port (
start_conv : in s td_log i c ;
SCLK : in s td_log i c ;
CS : out s td_log i c ; −− a c t i v e low
SDATA : in s td_log i c ;
DataOut : out s td_log ic_vector (16−1 downto 0 ) ;
DataReady : out s td_log i c
) ;
end ad7680 ;
architecture ad7680_rtl of ad7680 i s
component SR_SerIn_redge i s
generic (




c l k : in s td_log i c ;
DataIn : in s td_log i c ;
sh i f t_en : in s td_log i c ;
DataOut : out s td_log ic_vector ( width−1 downto 0)
) ;
end component ;
type state_type i s ( id le_st , get_st , delay_st , dataready_st ) ;
signal s t a t e : state_type ;
signal i : i n t e g e r range 0 to DataOut ’ l e f t +8;
signal SR_enable : s td_log i c ;




c l k => SCLK,
DataIn => SDATA,




FSM: process (SCLK, s t a t e )
begin
i f r i s ing_edge (SCLK) then
SR_enable <= ’ 0 ’ ;
i <= 0 ;
DataReady <= ’ 0 ’ ;
CS <= ’ 1 ’ ;
case s t a t e i s
when i d l e_s t =>
i f start_conv = ’1 ’ then
CS <= ’ 0 ’ ;
s t a t e <= delay_st ;
i <= 0 ;
end i f ;
when delay_st =>
CS <= ’ 0 ’ ;
i <= i + 1 ;
i f i >= 3 then −− 4 l ead ing zeros
s t a t e <= get_st ;
end i f ;
when get_st =>
CS <= ’ 0 ’ ;
i <= i + 1 ;
SR_enable <= ’ 1 ’ ;
i f i >= DataOut ’ l e f t+4 then
s t a t e <= dataready_st ;
SR_enable <= ’ 0 ’ ;
end i f ;
when dataready_st =>
DataReady <= ’ 1 ’ ;
DataOut <= SR_DataOut ;
s t a t e <= dataready_st ;
i f i >= DataOut ’ l e f t+8 then −− 4 t r a i l i n g zeros
s t a t e <= id l e_s t ;
i <= 0 ;
else
i <= i + 1 ;
end i f ;
when others =>
s ta t e <= id l e_s t ;
end case ;
end i f ;
end process ;
end ad7680_rtl ;
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Appendix C
Matlab code
C.1 Code for noise estimation
Listing: Noise calculation code
clc ;
q=1.6e−19; %e l e c t r o n i c charge
kb=1.38e−23; %boltzmann
Io=100e−6; %diode output current
Id=1e−9; % dark current
Ib=30e−15; %input b i a s current
T=20+273.1; %temp
BW=10e3 ; %bandwidth
Rf=25e3 ; %feedback r e s i s t o r
Rie=10e3 ; %in t e r e l e c t r o d e r e s i s t an c e
fmax=BW; %Hz
fmin=1; %Hz
Ki=2e−15; %f l i c k e r noise @1Hz
Kv=280e−9; %f l i c k e r noise @1Hz
In=0.1e−15; %input current noise dens i t y
En=15e−9; %input v o l t a g e noise dens i t y
Esh=sqrt (2∗q∗( Io+Id+Ib )∗BW) ∗ Rf
E1f=Kv∗sqrt ( log ( fmax/fmin ) )
Er i=sqrt (4∗kb∗T∗Rie∗BW)
Erf=sqrt (4∗kb∗T∗Rf∗BW)
Eno=(1+(Rf/Rie ) )∗En∗sqrt (15 e3 )
Ex=In∗Rf∗sqrt (BW)
Vnout = sqrt (Esh^2 + E1f^2 + Eri^2 + Erf^2 + Ex^2 + Eno^2)
Output = Io ∗Rf
C.2 Code for plotting results
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Listing: Plotting and position calculation code
clear ’ a l l ’
A = importdata ( ’ 15 . 06 .2013_0637_SunSensor_cp . txt ’ ) ;
cnt = 1 ;
base_angle = 100 ;
width = 1 ;
L=9;
d i s t anc e =3.6 ; %dis tance from pin−ho l e to PSD
for i = 1 : ( length (A( : , 1 ) ) −1)
i f (A( i +1,1)~=A( i , 1 ) )
data ( cnt , : ) = A( i , : ) ;
cnt = cnt + 1 ;
end
end
data ( cnt , : ) = A(end , : ) ;
% Angle_x = unique ( data ( : , 1 ) ) ;
% Angle_y = unique ( data ( : , 2 ) ) ;
% Q1 = reshape ( data ( : ,3)−1.28 , l eng t h (Angle_x ) , l en g t h (Angle_y ) ) ;
% Q2 = reshape ( data ( : ,4)−1.28 , l eng t h (Angle_x ) , l en g t h (Angle_y ) ) ;
% Q3 = reshape ( data ( : ,5)−1.28 , l eng t h (Angle_x ) , l en g t h (Angle_y ) ) ;
% Q4 = reshape ( data ( : ,6)−1.28 , l eng t h (Angle_x ) , l en g t h (Angle_y ) ) ;
Betta = unique ( data ( : , 1 ) ) ;
Alpha = unique ( data ( : , 2 ) ) ;
Angle_x = s ind ( Betta ) ;
Angle_x = as ind (Angle_x ) ;
Angle_x = repmat (Angle_x , [ 1 , length (Alpha ) ] ) ;
Angle_y = s ind (Alpha )∗ cosd ( Betta ) ’ ;
Angle_y = as ind (Angle_y ) ;
Q1 = reshape ( data ( : , 3 ) −1 .404 , length ( Betta ) , length (Alpha ) ) ;
Q2 = reshape ( data ( : , 4 ) −1 .404 , length ( Betta ) , length (Alpha ) ) ;
Q3 = reshape ( data ( : , 5 ) −1 .404 , length ( Betta ) , length (Alpha ) ) ;
Q4 = reshape ( data ( : , 6 ) −1 .404 , length ( Betta ) , length (Alpha ) ) ;
t o t a l = Q1+Q2+Q3+Q4 ;
% PLOT THE X−AXIS DETECTABILITY
X = ((Q2+Q3) − (Q1+Q4) ) . / ( t o t a l ) ;
X=X∗L/2 ;
X=atand (X/ d i s t ance ) ;
figure ; mesh(Angle_y ’ , Angle_x , X) ; t i t l e ( ’PSD␣X−ax i s ’ ) ;
xlabel ( ’Y␣ ang le ’ )
ylabel ( ’X␣ ang le ’ )
zlabel ( ’Measured␣ ang le ’ )
view ( [ 2 4 −45 24 ] )
xlim ([−40 , 4 0 ] )
ylim ([−40 , 4 0 ] )
z l im ([−60 , 6 0 ] )
% PLOT THE Y−AXIS DETECTABILITY
Y = ((Q2+Q4) − (Q1+Q3) ) . / ( t o t a l ) ;
Y=Y∗L/2 ;
Y=atand (Y/ d i s t ance ) ;
figure ; mesh(Angle_x , Angle_y ’ , Y) ; t i t l e ( ’PSD␣Y−ax i s ’ ) ;
xlabel ( ’X␣ ang le ’ )
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ylabel ( ’Y␣ ang le ’ )
zlabel ( ’Measured␣ disp lacement ’ )
view([−24 45 24 ] )
xlim ([−40 , 4 0 ] )
ylim ([−40 , 4 0 ] )
z l im ([−60 , 6 0 ] )
% % PLOT CURRENTS FOR Y−AXIS AT X=0
% f i g u r e ;
% p l o t (Angle_y , Q1(61 , : ) )
% hold on ;
% p l o t (Angle_y , Q2(61 , : ) , ’ r ’ )
% p l o t (Angle_y , Q3(61 , : ) , ’ g ’ )
% p l o t (Angle_y , Q4(61 , : ) , ’m’ )
% legend ( ’ i1 ’ , ’ i2 ’ , ’ i3 ’ , ’ i4 ’ )
% x l a b e l ( ’ Angle ( degrees ) ’ )
% y l a b e l ( ’ Magnitude (V) ’ )
% % PLOT CURRENTS FOR X−AXIS AT Y=0.27
% f i g u r e ;
% p l o t (Angle_x , Q1( : , 135 ) )
% hold on ;
% p l o t (Angle_x , Q2( : , 135 ) , ’ r ’ )
% p l o t (Angle_x , Q3( : , 135 ) , ’ g ’ )
% p l o t (Angle_x , Q4( : , 135 ) , ’m’ )
% legend ( ’ i1 ’ , ’ i2 ’ , ’ i3 ’ , ’ i4 ’ )
% x l a b e l ( ’ Angle ( degrees ) ’ )
% y l a b e l ( ’ Magnitude (V) ’ )
Angle_xt = Angle_x ’ ;
Angle_yt = Angle_y ’ ;
C.3 Code generated from curvefitting
This code was generated with the Curve Fitting Toolbox in Matlab.
C.3.1 9th degree polynomial curvefit of the 1 axis mea-
surements
Listing: Curvefitting code for PSD X-axis
function [ f i t r e s u l t , go f ] = c r e a t eF i t (Angle_yy , XX)
%CREATEFIT(ANGLE_YY,XX)
% Create a f i t .
%
% Data fo r ’ u n t i t l e d f i t 1 ’ f i t :
% X Input : Angle_yy
% Y Output : XX
% Output :
% f i t r e s u l t : a f i t o b j e c t r ep re s en t ing the f i t .
% go f : s t r u c t u r e with goodness−o f f i t i n f o .
%
% See a l s o FIT , CFIT, SFIT .
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% Auto−generated by MATLAB on 07−Aug−2013 11:53 :44
% Linear model Poly9 :
% f ( x ) = p1∗x^9 + p2∗x^8 + p3∗x^7 + p4∗x^6 +
% p5∗x^5 + p6∗x^4 + p7∗x^3 + p8∗x^2 + p9∗x + p10
% Coe f f i c i e n t s ( with 95% conf idence bounds ) :
% p1 = −7.069e−012 (−8.483e−012, −5.655e−012)
% p2 = −2.982e−011 (−5.078e−011, −8.865e−012)
% p3 = 1.43 e−008 (1.166 e−008, 1.694 e−008)
% p4 = 9.249 e−008 (5.792 e−008, 1.271 e−007)
% p5 = −1.028e−005 (−1.194e−005, −8.61e−006)
% p6 = −8.31e−005 (−0.0001013 , −6.487e−005)
% p7 = 0.003081 (0.002674 , 0.003488)
% p8 = 0.02005 (0.01674 , 0.02335)
% p9 = −1.71 (−1.741 , −1.678)
% p10 = 9.361 (9 .214 , 9 .509)
% Goodness o f f i t :
% SSE: 26.67
% R−square : 0.9997
% Adjusted R−square : 0.9997
% RMSE: 0.3985
%% Fit : ’ u n t i t l e d f i t 1 ’ .
[ xData , yData ] = prepareCurveData ( Angle_yy , XX ) ;
% Set up f i t t y p e and opt ions .
f t = f i t t y p e ( ’ poly9 ’ ) ;
opts = f i t o p t i o n s ( f t ) ;
opts . Lower = [− Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf ] ;
opts . Upper = [ Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf ] ;
% Fit model to data .
[ f i t r e s u l t , go f ] = f i t ( xData , yData , f t , opts ) ;
% Create a f i g u r e f o r the p l o t s .
figure ( ’Name ’ , ’ u n t i t l e d ␣ f i t ␣1 ’ ) ;
% Plot f i t wi th data .
subplot ( 2 , 1 , 1 ) ;
h = plot ( f i t r e s u l t , xData , yData ) ;
% Label axes
xlabel ( ’Y␣ ang le ’ ) ;
ylabel ( ’Measured␣ ang le ’ ) ;
grid on
% Plot r e s i d u a l s .
subplot ( 2 , 1 , 2 ) ;
h = plot ( f i t r e s u l t , xData , yData , ’ r e s i d u a l s ’ ) ;
% Label axes
xlabel ( ’Y␣ ang le ’ ) ;
ylabel ( ’Measured␣ ang le ␣ r e s i d u a l s ’ ) ;
grid on
C.3.2 1 degree polynomial
Listing: Curvefitting code for PSD X-axis
function [ f i t r e s u l t , go f ] = c r e a t eF i t (Angle_x , Angle_yt , X)
%CREATEFIT(ANGLE_X,ANGLE_YT,X)
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% Create a f i t .
%
% Data fo r ’PSD X−axis ’ f i t :
% X Input : Angle_x
% Y Input : Angle_yt
% Z Output : X
% Output :
% f i t r e s u l t : a f i t o b j e c t r ep re s en t ing the f i t .
% go f : s t r u c t u r e with goodness−o f f i t i n f o .
%
% See a l s o FIT , CFIT, SFIT .
% Auto−generated by MATLAB on 28−Jun−2013 13:26 :13
% Linear model Poly11 :
% f ( x , y ) = p00 + p10∗x + p01∗y
% Coe f f i c i e n t s ( with 95% conf idence bounds ) :
% p00 = 10.15 (10 .11 , 10 .2)
% p10 = 0.02706 (0.02496 , 0.02916)
% p01 = −1.165 (−1.167 , −1.162)
%
% Goodness o f f i t :
% SSE: 1.304 e+005
% R−square : 0.9854
% Adjusted R−square : 0.9854
% RMSE: 3.007
%% Fit : ’PSD X−axis ’ .
[ xData , yData , zData ] = prepareSurfaceData ( Angle_x , Angle_yt , X ) ;
% Set up f i t t y p e and opt ions .
f t = f i t t y p e ( ’ poly11 ’ ) ;
opts = f i t o p t i o n s ( f t ) ;
opts . Lower = [− Inf −Inf −Inf ] ;
opts . Upper = [ Inf Inf Inf ] ;
% Fit model to data .
[ f i t r e s u l t , go f ] = f i t ( [ xData , yData ] , zData , f t , opts ) ;
% Create a f i g u r e f o r the p l o t s .
figure ( ’Name ’ , ’PSD␣X−ax i s ’ ) ;
% Plot f i t wi th data .
subplot ( 2 , 1 , 1 ) ;
h = plot ( f i t r e s u l t , [ xData , yData ] , zData ) ;
legend ( h , ’PSD␣X−ax i s ’ , ’X␣vs . ␣Angle_x , ␣Angle_yt ’ , ’ Locat ion ’ , ’ NorthEast ’ ) ;
% Label axes
xlabel ( ’Angle_x ’ ) ;
ylabel ( ’ Angle_yt ’ ) ;
zlabel ( ’X ’ ) ;
grid on
view ( 107 .5 , −2 ) ;
% Plot r e s i d u a l s .
subplot ( 2 , 1 , 2 ) ;
h = plot ( f i t r e s u l t , [ xData , yData ] , zData , ’ S ty l e ’ , ’ Res idua l ’ ) ;
legend ( h , ’PSD␣X−ax i s ␣−␣ r e s i d u a l s ’ , ’ Locat ion ’ , ’ NorthEast ’ ) ;
% Label axes
xlabel ( ’Angle_x ’ ) ;
ylabel ( ’ Angle_yt ’ ) ;
zlabel ( ’X ’ ) ;
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grid on
view ( 107 .5 , −2 ) ;
C.3.3 5-5 degree polynomial
Listing: Curvefitting code for PSD Y-axis
function [ f i t r e s u l t , go f ] = c r e a t eF i t (Angle_x , Angle_yt , X)
%CREATEFIT(ANGLE_X,ANGLE_YT,X)
% Create a f i t .
%
% Data fo r ’PSD X−axis ’ f i t :
% X Input : Angle_x
% Y Input : Angle_yt
% Z Output : X
% Output :
% f i t r e s u l t : a f i t o b j e c t r ep re s en t ing the f i t .
% go f : s t r u c t u r e with goodness−o f f i t i n f o .
%
% See a l s o FIT , CFIT, SFIT .
% Auto−generated by MATLAB on 28−Jun−2013 13:04 :02
% Linear model Poly55 :
% f ( x , y ) = p00 + p10∗x + p01∗y + p20∗x^2 + p11∗x∗y + p02∗y^2 + p30∗x^3 + p21∗x^2∗y
% + p12∗x∗y^2 + p03∗y^3 + p40∗x^4 + p31∗x^3∗y + p22∗x^2∗y^2
% + p13∗x∗y^3 + p04∗y^4 + p50∗x^5 + p41∗x^4∗y + p32∗x^3∗y^2
% + p23∗x^2∗y^3 + p14∗x∗y^4 + p05∗y^5
% Coe f f i c i e n t s ( with 95% conf idence bounds ) :
% p00 = 10.48 (10 .44 , 10.52)
% p10 = 0.05132 (0.04801 , 0.05462)
% p01 = −1.119 (−1.123 , −1.116)
% p20 = 0.001887 (0.001781 , 0.001992)
% p11 = 7.902 e−006 (−0.0001036 , 0.0001194)
% p02 = −0.002351 (−0.002482 , −0.002219)
% p30 = −5.414e−005 (−6.059e−005, −4.769e−005)
% p21 = −0.000129 (−0.0001357 , −0.0001223)
% p12 = −3.348e−005 (−4.154e−005, −2.541e−005)
% p03 = 0.0001247 (0.000116 , 0.0001334)
% p40 = 1.305 e−007 (6.488 e−008, 1.962 e−007)
% p31 = 3.823 e−009 (−6.689e−008, 7.453 e−008)
% p22 = −2.171e−006 (−2.257e−006, −2.085e−006)
% p13 = 5.62 e−008 (−3.853e−008, 1.509 e−007)
% p04 = 2.1 e−007 (1.193 e−007, 3.007 e−007)
% p50 = 2.796 e−008 (2.473 e−008, 3.119 e−008)
% p41 = −3.674e−008 (−4.02e−008, −3.329e−008)
% p32 = 2.341 e−008 (1.913 e−008, 2.769 e−008)
% p23 = −1.072e−007 (−1.124e−007, −1.02e−007)
% p14 = 5.226 e−009 (−1.621e−010, 1.061 e−008)
% p05 = −4.435e−008 (−4.91e−008, −3.961e−008)
%
% Goodness o f f i t :
% SSE: 9460
% R−square : 0.9989




%% Fit : ’PSD X−axis ’ .
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[ xData , yData , zData ] = prepareSurfaceData ( Angle_x , Angle_yt , X ) ;
% Set up f i t t y p e and opt ions .
f t = f i t t y p e ( ’ poly55 ’ ) ;
opts = f i t o p t i o n s ( f t ) ;
opts . Lower = [− Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf −Inf ] ;
opts . Upper = [ Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf Inf ] ;
% Fit model to data .
[ f i t r e s u l t , go f ] = f i t ( [ xData , yData ] , zData , f t , opts ) ;
% Create a f i g u r e f o r the p l o t s .
figure ( ’Name ’ , ’PSD␣X−ax i s ’ ) ;
% Plot f i t wi th data .
subplot ( 2 , 1 , 1 ) ;
h = plot ( f i t r e s u l t , [ xData , yData ] , zData ) ;
legend ( h , ’PSD␣X−ax i s ’ , ’X␣vs . ␣Angle_x , ␣Angle_yt ’ , ’ Locat ion ’ , ’ NorthEast ’ ) ;
% Label axes
xlabel ( ’Angle_x ’ ) ;
ylabel ( ’ Angle_yt ’ ) ;
zlabel ( ’X ’ ) ;
grid on
view ( 107 .5 , −2 ) ;
% Plot r e s i d u a l s .
subplot ( 2 , 1 , 2 ) ;
h = plot ( f i t r e s u l t , [ xData , yData ] , zData , ’ S ty l e ’ , ’ Res idua l ’ ) ;
legend ( h , ’PSD␣X−ax i s ␣−␣ r e s i d u a l s ’ , ’ Locat ion ’ , ’ NorthEast ’ ) ;
% Label axes
xlabel ( ’Angle_x ’ ) ;
ylabel ( ’ Angle_yt ’ ) ;
zlabel ( ’X ’ ) ;
grid on
view ( 107 .5 , −2 ) ;
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Appendix D
Miscellaneous
D.1 Debugging of the Digital Sun Sensor
When the sun sensor was tested for the final performance test, it seemed that
the sensor had stopped working. As seen in Figure D.1, the X-axis of the
detector gave a very strange response, compared to the Y-axis in Figure D.2,
which looked more like the correct curve.
It was suspected that the light source might have something to do with
it, but the same results were measured with the sensor mounted with a 90◦
tilt.
Every component value in the analog front-end was controlled, to make
sure that a mismatched resistor, or something of the like, was the error.
As discussed in Section 6.1.2, it was found that the operational amplifier
was operating in saturation because of a too low supply voltage. Apparently,
there had been a miscalculation when increasing the output voltage level,
which lead to this mistake not being discovered. The reason that this wasn’t
discovered earlier is that the first tests were done with a laser, which makes
a more intense light beam on the sensor than the car headlight. With the
laser, the input current to the amplifier would almost always be large enough
to eliminate this problem.
It can be seen in Figure D.3 and Figure D.4 that two of the electrodes gave
much lower response than the others, which was caused by the amplifier being
insensitive to very low current signals. Since the amplifier was operating in
saturation, the output voltage did not change before a large enough current
was present on the input.
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(a) With amplifier operating in saturation.
(b) Without saturation.
Figure D.1: The response of the PSDs X-axis before and after debugging.


























(a) With amplifier operating in saturation.
(b) Without saturation.
Figure D.2: The response of the PSDs X-axis before and after debugging.
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(a) X axis at 1.89◦ Y, with amplifier operating in saturation.
























(b) X axis at 0.27◦ Y, without saturation
Figure D.3: The output signals measured by the ADC across the X axis
before the problem was found. It is clear that something was wrong with the
I3 and I4 signals.
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(a) Y axis at 1◦ X, with amplifier operating in saturation.
























(b) Y axis at 0◦ X, without saturation
Figure D.4: The output signals measured by the ADC across the Y axis
before the problem was found. It is clear that something was wrong with the
I3 and I4 signals.
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D.2 LabView calibration routine
Figure D.5: A screenshot of the LabView VI used for testing the sun sensor.
